# 8-BIT SINGLE-CHIP MICROCONTROLLERS 

# GMS81C1404 GMS81C1408 

## User's Manual

## Table of Contents

OVERVIEW ..... 1
Description ..... 1
Features ..... 1
Development Tools ..... 2
Ordering Information ..... 2
BLOCK DIAGRAM ..... 3
PIN ASSIGNMENT ..... 4
PACKAGE DIAGRAM ..... 5
PIN FUNCTION ..... 6
PORT STRUCTURES ..... 8
ELECTRICAL CHARACTERISTICS (GMS81C1404/GMS81C1408) ..... 12
Absolute Maximum Ratings ..... 12
Recommended Operating Conditions ..... 12
A/D Converter Characteristics ..... 12
DC Electrical Characteristics ..... 13
AC Characteristics ..... 14
Typical Characteristics ..... 15
ELECTRICAL CHARACTERISTICS (GMS87C1404/GMS87C1408) ..... 17
Absolute Maximum Ratings ..... 17
Recommended Operating Conditions ..... 17
A/D Converter Characteristics ..... 17
DC Electrical Characteristics ..... 18
AC Characteristics ..... 19
Typical Characteristics ..... 20
MEMORY ORGANIZATION ..... 22
Registers ..... 22
Program Memory ..... 24
Data Memory ..... 27
Addressing Mode ..... 31
I/O PORTS ..... 35
RA and RAIO registers ..... 35
RB and RBIO registers ..... 36
RC and RCIO registers ..... 38
RD and RDIO registers ..... 39
CLOCK GENERATOR ..... 40
Oscillation Circuit ..... 40
BASIC INTERVAL TIMER ..... 41
TIMER / COUNTER ..... 42
8-bit Timer/Counter Mode ..... 43
16-bit Timer/Counter Mode ..... 45
8-bit Compare Output (16-bit) ..... 45
8 -bit Capture Mode ..... 45
16-bit Capture Mode ..... 48
PWM Mode ..... 48
SERIAL PERIPHERAL INTERFACE ..... 51
BUZZER OUTPUT FUNCTION ..... 53
ANALOG TO DIGITAL CONVERTER ..... 54
INTERRUPTS ..... 57
Interrupt Sequence ..... 59
BRK Interrupt ..... 60
Multi Interrupt ..... 60
External Interrupt ..... 62
WATCHDOG TIMER ..... 64
POWER SAVING MODE ..... 65
Stop Mode ..... 65
STOP Mode using Internal RCWDT ..... 67
Wake-up Timer Mode ..... 68
Minimizing Current Consumption ..... 69
RESET ..... 71
POWER FAIL PROCESSOR ..... 72
OTP PROGRAMMING (GMS87C1404/ GMS87C1408 ONLY) ..... 74
DEVICE CONFIGURATION AREA ..... 74
A. INSTRUCTION MAP ..... i
B. INSTRUCTION SET ..... ii

# GMS81C1404 / GMS81C1408 

## CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

## 1. OVERVIEW

### 1.1 Description

The GMS81C1404 and GMS81C1408 are an advanced CMOS 8-bit microcontroller with 4K/8K bytes of ROM. The Hynix semiconductor's GMS81C1404 and GMS81C1408 are a powerful microcontroller which provides a highly flexible and cost effective solution to many small applications such as controller for battery charger. The GMS81C1404 and GMS81C1408 provide the following standard features: $4 \mathrm{~K} / 8 \mathrm{~K}$ bytes of ROM, 192 bytes of RAM, 8 -bit timer/counter, 8 -bit A/D converter, 10-bit high speed PWM output, programmable buzzer driving port, 8 -bit serial communication port, on-chip oscillator and clock circuitry. In addition, the GMS81C1404 and GMS81C1408 supports power saving modes to reduce power consumption.

| Device name | ROM Size | EPROM Size | RAM Size | Operatind <br> Voltage | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GMS81C1404 | 4K bytes | - | $192 b y t e s$ | $2.2 \sim 5.5 \mathrm{~V}$ | 28 SKDIP or SOP |
| GMS81C1408 | 8K bytes | - | $192 b y t e s$ | $2.2 \sim 5.5 \mathrm{~V}$ | 28 SKDIP or SOP |
| GMS87C1404 | - | 4 K bytes | $192 b y t e s$ | $2.5 \sim 5.5 \mathrm{~V}$ | 28 SKDIP or SOP |
| GMS87C1408 | - | 8 K bytes | $192 b y t e s$ | $2.5 \sim 5.5 \mathrm{~V}$ | 28 SKDIP or SOP |

### 1.2 Features

- 4K/8K Bytes On-chip Program Memory
- 192 Bytes of On-chip Data RAM (Included stack memory)
- Instruction Cycle Time:
- 250nS at 8 MHz
- 23 Programmable I/O pins (LED direct driving can be source and sink)
- 2.2V to 5.5V Wide Operating Range
- One 8-bit A/D Converter
- One 8-bit Basic Interval Timer
- Four 8-bit Timer / Counters
- Two 10-bit High Speed PWM Outputs
- Watchdog timer (can be operate with internal RC-oscillation)
- One 8-bit Serial Peripheral Interface
- Twelve Interrupt sources
- External input: 4
- A/D Conversion: 1
- Serial Peripheral Interface: 1
- Timer: 6
- One Programmable Buzzer Driving port
- 500Hz ~ 130kHz
- Oscillator Type
- Crystal
- Ceramic Resonator
- Noise Immunity Circuit
- Power Fail Processor
- Power Down Mode
- STOP mode
- Wake-up Timer mode


### 1.3 Development Tools

The GMS81C1404 and GMS81C1408 are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr ${ }^{\mathrm{TM}}$.

| In Circuit Emulators | CHOICE-Dr. |
| :---: | :--- |
| Assembler | HME Macro Assembler |
| OTP Writer | Single Writer : Dr. Writer |
|  | 4-Gang Writer : Dr.Gang |
| OTP Devices | GMS87C1404 SK (Skinny DIP) <br> GMS87C1404 D (SOP) <br> GMS87C1408 SK (Skinny DIP) <br> GMS87C1408 D (SOP) |

### 1.4 Ordering Information

| ROM Size | Package Type | Ordering Device Code | Operating Temperature |
| :---: | :---: | :---: | :---: |
| 4K bytes | 28SKDIP | GMS81C1404 SK | $-20 \sim+85^{\circ} \mathrm{C}$ |
|  | 28SOP | GMS81C1404 D |  |
|  | 28SKDIP | GMS81C1404E SK | $-40 \sim+85^{\circ} \mathrm{C}$ |
|  | 28SOP | GMS81C1404E D |  |
| 8 K bytes | 28SKDIP | GMS81C1408 SK | $-20 \sim+85^{\circ} \mathrm{C}$ |
|  | 28SOP | GMS81C1408 D |  |
|  | 28SKDIP | GMS81C1408E SK | $-40 \sim+85^{\circ} \mathrm{C}$ |
|  | 28SOP | GMS81C1408E D |  |
| 4K bytes (OTP) | 28SKDIP | GMS87C1404 SK | $-20 \sim+85^{\circ} \mathrm{C}$ |
|  | 28SOP | GMS87C1404 D |  |
| 8K bytes (OTP) | 28SKDIP | GMS87C1408 SK |  |
|  | 28SOP | GMS87C1408 D |  |

## 2. BLOCK DIAGRAM



## 3. PIN ASSIGNMENT



28 SOP


## 4. PACKAGE DIAGRAM



## 5. PIN FUNCTION

VDD: Supply voltage.
$\mathbf{V}_{\text {SS }}$ : Circuit ground.
RESET: Reset the MCU.
$\mathbf{X}_{\mathbf{I N}}$ : Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

Xout: Output from the inverting oscillator amplifier.
RA0~RA7: RA is an 8-bit, CMOS, bidirectional I/O port. RA pins can be used as outputs or inputs according to " 1 " or "0" written the their Port Direction Register(RAIO).

| Port pin | Alternate function |
| :---: | :--- |
| RA0 | EC0 ( Event Counter Input Source ) |
| RA1 | AN1 ( Analog Input Port 1) |
| RA2 | AN2 ( Analog Input Port 2) |
| RA3 | AN3 ( Analog Input Port 3) |
| RA4 | AN4 ( Analog Input Port 4) |
| RA5 | AN5 ( Analog Input Port 5) |
| RA6 | AN6 ( Analog Input Port 6) |
| RA7 | AN7 ( Analog Input Port 7) |

Table 5-1 RA Port
In addition, RA serves the functions of the various special features in Table 5-1 .
$\mathbf{R B} \mathbf{0} \sim \mathbf{R B} 7$ : RB is a 8 -bit, CMOS, bidirectional I/O port. RB pins can be used as outputs or inputs according to " 1 " or " 0 " written the their Port Direction Register(RBIO).

RB serves the functions of the various following special features in Table 5-2

| Port pin | Alternate function |
| :---: | :--- |
| RB0 | AN0 ( Analog Input Port 0 ) |
|  | AVref ( External Analog Reference Pin ) |
| RB1 | BUZ ( Buzzer Driving Output Port ) |
| RB2 | INT0 ( External Interrupt Input Port 0) |
| RB3 | INT1 ( External Interrupt Input Port 1) |
| RB4 | PWM0 (PWM0 Output) |
|  | COMP0 (Timer1 Compare Output) |
| RB5 | PWM1 (PWM1 Output) |
|  | COMP1 (Timer3 Compare Output) |
| RB6 | EC1 (Event Counter Input Source) |
| RB7 | TMR2OV (Timer2 Overflow Output) |

RC3~RC6: RC is a 4-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to " 1 " or " 0 " written the their Port Direction Register(RCIO).

RC serves the functions of the serial interface following special features in Table 5-3.

| Port pin | Alternate function |
| :---: | :--- |
| RC3 | $\overline{\text { SRDYIN }}$ (SPI Ready Input) |
| RRDY | SRDYOT (SPI Ready Output) <br> SCKI (SPI CLK Input) |
| RC5 | SCKO (SPI CLK Output) |
| SIN (SPI Serial Data Input) |  |
| RC6 | SOUT (SPI Serial Data Output) |

Table 5-3 RC Port

RD0~RD2: RD is a 3-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to " 1 " or " 0 " written the their Port Direction Register(RDIO).

RD serves the functions of the external interrupt following special features in Table 5-4

| Port pin | Alternate function |
| :---: | :---: |
| RD0 | INT2 (External Interrupt Input Port 2) |
| RD1 | INT3 (External Interrupt Input Port 3) |
| RD2 |  |

Table 5-4 RD Port

Table 5-2 RB Port

| PIN NAME | Pin No. | In/Out |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | 5 | - | Supply voltage |  |
| $V_{\text {SS }}$ | 22 | - | Circuit ground |  |
| RESET | 21 | 1 | Reset signal input |  |
| XIN | 19 | 1 |  |  |
| X OUT | 20 | 0 |  |  |
| RA0 (EC0) | 25 | I/O (Input) | 8-bit general I/O ports | External Event Counter input 0 |
| RA1 (AN1) | 26 | I/O (Input) |  | Analog Input Port 1 |
| RA2 (AN2) | 27 | I/O (Input) |  | Analog Input Port 2 |
| RA3 (AN3) | 28 | I/O (Input) |  | Analog Input Port 3 |
| RA4 (AN4) | 1 | I/O (Input) |  | Analog Input Port 4 |
| RA5 (AN5) | 2 | I/O (Input) |  | Analog Input Port 5 |
| RA6 (AN6) | 3 | I/O (Input) |  | Analog Input Port 6 |
| RA7 (AN7) | 4 | I/O (Input) |  | Analog Input Port 7 |
| RB0 (AVref/AN0) | 6 | I/O (Input) | 8-bit general I/O ports | Analog Input Port 0 / Analog Reference |
| RB1 (BUZ) | 7 | I/O (Input) |  | Buzzer Driving Output |
| RB2 (INTO) | 8 | I/O (Input) |  | External Interrupt Input 0 |
| RB3 (INT1) | 9 | I/O (Output) |  | External Interrupt Input 1 |
| RB4 (PWM0/COMP0) | 10 | I/O (Output/Output) |  | PWM0 Output or Timer1 Compare Output |
| RB5 (PWM1/COMP1) | 11 | I/O (Output/Output) |  | PWM1 Output or Timer3 Compare Output |
| RB6 (EC1) | 12 | I/O (Output/Output) |  | External Event Counter input 1 |
| RB7 (TMR2OV) | 13 | I/O (Output/Output) |  | Timer2 Overflow Output |
| RC3 ( $\overline{\text { SRDYIN }} / \overline{\text { SRDYOUT }}$ ) | 14 | I/O (Input/Output) | 4-bit general I/O ports | SPI READY Input/Output |
| RC4 (SCK) | 15 | I/O (Input/Output) |  | SPI CLK Input/Output |
| RC5 (SIN) | 16 | I/O (Input) |  | SPI DATA Input |
| RC6 (SOUT) | 17 | I/O (Output) |  | SPI DATA Output |
| RD0 (INT2) | 23 | I/O (Input) | 3-bit general I/O ports | External Interrupt Input 2 |
| RD1 (INT3) | 24 | I/O (Input) |  | External Interrupt Input 3 |
| RD2 | 18 | I/O |  |  |

Table 5-5 Pin Description

## 6. PORT STRUCTURES

## - $\overline{\text { RESET }}$



- Xin, Xout

- RAO/ECO

- RA1/AN1 ~ RA7/AN7

- RBO / ANO / AVref

- RB1/BUZ, RB4/PWM0/COMP0, RB5/PWM1/COMP1, RB7/TMR2OV, RC6/SOUT

- RB2/INT0, RB3/INT1, RD0/INT2, RD1/INT3

- RB6/EC1


RD2


## - RC5/SIN



- RC3 / $\overline{\text { SRDYIN }}$ / SRDYOUT, RC4 / SCKIN / SCKOUT



## 7. ELECTRICAL CHARACTERISTICS (GMS81C1404/GMS81C1408)

### 7.1 Absolute Maximum Ratings



Maximum current ( $\Sigma_{\mathrm{OH}}$ )
100 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 7.2 Recommended Operating Conditions

| Parameter | Symbol | Condition | Specifications |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Supply Voltage | $V_{D D}$ | $\mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | 4.5 | 5.5 | V |
|  |  | $\mathrm{f}_{\mathrm{XIN}}=4.2 \mathrm{MHz}$ | 2.2 | 5.5 | V |
| Operating Frequency | fxin | $\mathrm{V}_{\mathrm{DD}}=4.5 \sim 5.5 \mathrm{~V}$ | 1 | 8 | MHz |
|  |  | $V_{\text {DD }}=2.2 \sim 5.5 \mathrm{~V}$ | 1 | 4.2 | MHz |
| Operating Temperature | TOPR |  | -20 (-40 for GMS81C140XE) | 85 | ${ }^{\circ} \mathrm{C}$ |

### 7.3 A/D Converter Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.12 \mathrm{~V} @ \mathrm{fxIN}=8 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3.072 \mathrm{~V} @ \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}\right)$

| Parameter | Symbol | Condition | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Analog Input Voltage Range | $V_{\text {AIN }}$ | AVREFS=0 | $\mathrm{V}_{S S}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  |  | AVREFS=1 | $V_{S S}$ | - | $V_{\text {REF }}$ |  |
| Analog Power Supply Input Voltage Range | $V_{\text {ReF }}$ | $V_{\text {DD }}=5 \mathrm{~V}$ | 3 | - | $V_{\text {DD }}$ | V |
|  |  | $V_{D D}=3 \mathrm{~V}$ | 2.4 | - | VDD | V |
| Overall Accuracy | $\mathrm{N}_{\text {ACC }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Non-Linearity Error | $\mathrm{N}_{\text {NLE }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Differential Non-Linearity Error | NDNLE |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Zero Offset Error | Nzoe |  | - | $\pm 0.5$ | $\pm 1.5$ | LSB |
| Full Scale Error | NFSE |  | - | $\pm 0.25$ | $\pm 0.5$ | LSB |
| Gain Error | $\mathrm{N}_{\text {NLE }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Conversion Time | TConv | $\mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | - | 10 | $\mu \mathrm{S}$ |
|  |  | $\mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | - | 20 |  |
| AV $\mathrm{REF}^{\text {In }}$ Input Current | $I_{\text {REF }}$ | AVREFS=1 | - | 0.5 | 1.0 | mA |

### 7.4 DC Electrical Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-20 \sim 85^{\circ} \mathrm{C}\right.$ for $\mathrm{GMS} 81 \mathrm{C} 1404 / 1408$ or $\mathrm{T}_{\mathrm{A}}=-40 \sim 85^{\circ} \mathrm{C}$ for $\mathrm{GMS} 81 \mathrm{C} 1404 \mathrm{E} / 1408 \mathrm{E}, \mathrm{V}_{\mathrm{DD}}=2.2 \sim 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ ),

| Parameter | Symbol | Pin | Condition | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH} 1}$ | XIN, $\overline{\text { RESET }}$ |  | 0.8 V DD | - | VDD | V |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | Hysteresis Input ${ }^{1}$ |  | 0.8 V DD | - | VDD |  |
|  | $\mathrm{V}_{\text {IH3 }}$ | Normal Input |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{\text {DD }}$ |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL1 }}$ | X ${ }_{\text {IN }}, \overline{\text { RESET }}$ |  | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | VIL2 | Hysteresis Input ${ }^{1}$ |  | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ |  |
|  | VIL3 | Normal Input |  | 0 | - | 0.3 V VD |  |
| Output High Voltage | VOH | All Output Port | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\mathrm{IOH}=-5 \mathrm{~mA}$ | $V_{\text {DD }}-1$ | - | - | V |
| Output Low Voltage | VoL | All Output Port | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\mathrm{l} \mathrm{OL}=10 \mathrm{~mA}$ | - | - | 1 | V |
| Input Pull-up Current | IP | RB2, RB3, RD0, RD1 | $V_{D D}=5 \mathrm{~V}$ | -550 | -320 | -200 | $\mu \mathrm{A}$ |
| Input High Leakage Current | $\mathrm{l}_{\mathrm{H} 1}$ | All Pins (except $\mathrm{X}_{\mathrm{IN}}$ ) | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{\mathrm{H} 2}$ | XIN | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 15 | $\mu \mathrm{A}$ |
| Input Low Leakage Current | ILL1 | All Pins (except $\mathrm{X}_{\mathrm{IN}}$ ) | $V_{D D}=5 \mathrm{~V}$ | -5 | - | - | $\mu \mathrm{A}$ |
|  | IIL2 | XIN | $V_{D D}=5 \mathrm{~V}$ | -15 | - | - | $\mu \mathrm{A}$ |
| Hysteresis | $\mid \mathrm{V}_{\mathrm{T}}$ \| | Hysteresis Input ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 0.5 | - | - | V |
| PFD Voltage | VPFD1 | $V_{D D}$ | PFD Level $=0$ | 2.5 | 3.0 | 3.5 | V |
|  | VPFD2 | VDD | PFD Level = 1 | 2.0 | 2.5 | 3.0 |  |
| Internal RC WDT Period | TRCWDT |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 30 |  | 120 | $\mu \mathrm{S}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 60 |  | 280 |  |
| Operating Current | IDD | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 5 | 6 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 2 | 3 |  |
| Wake-up Timer Mode Current | IWKUP | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 1 | 2 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 0.5 | 1 |  |
| RCWDT Mode Current at STOP Mode | IRCWDT | V ${ }_{\text {D }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | - | 200 | $\mu \mathrm{A}$ |
|  |  |  | $V_{\text {DD }}=3.0 \mathrm{~V}$ | - | - | 100 |  |
| Stop Mode Current | Istop | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 0.5 | 3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 0.2 | 1 |  |

1. Hysteresis Input: RB2, RB3, RB6, RC3, RC4, RC5, RD0, RD1

### 7.5 AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-20 \sim 85^{\circ} \mathrm{C}\right.$ for $\mathrm{GMS} 81 \mathrm{C} 1404 / 1408$ or $\mathrm{T}_{\mathrm{A}}=-40 \sim 85^{\circ} \mathrm{C}$ for $\mathrm{GMS} 81 \mathrm{C} 1404 \mathrm{E} / 1408 \mathrm{E}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Pins | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Operating Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{XIN}_{\text {IN }}$ | 1 | - | 8 | MHz |
| External Clock Pulse Width | tcPW | XIN | 80 | - | - | nS |
| External Clock Transition Time | trCP, $\mathrm{tFCP}^{\text {P }}$ | XIN | - | - | 20 | nS |
| Oscillation Stabilizing Time | tst | Xin, $\mathrm{X}_{\text {OUt }}$ | - | - | 20 | mS |
| External Input Pulse Width | tepw | INT0, INT1, INT2, INT3 EC0, EC1 | 2 | - | - | tSYS |
| $\overline{\text { RESET }}$ Input Width | trst | $\overline{\text { RESET }}$ | 8 | - | - | tsys |



INTO, INT1 INT2, INT3


EC0, EC1

Figure 7-1 Timing Chart

### 7.6 Typical Characteristics

This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (e.g. outside specified $V_{D D}$ range). This is for information only and devices are guaranteed to operate properly only within the specified range.



RC-WDT in Stop Mode
$I_{\text {RCWDT }}-V_{D D}$


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean $+3 \sigma$ ) and (mean $3 \sigma$ ) respectively where $\sigma$ is standard deviation


Wake-up Timer Mode










## 8. ELECTRICAL CHARACTERISTICS (GMS87C1404/GMS87C1408)

### 8.1 Absolute Maximum Ratings



Maximum current ( $\Sigma \mathrm{I}_{\mathrm{OH}}$ )
100 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 8.2 Recommended Operating Conditions

| Parameter | Symbol | Condition | Specifications |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Supply Voltage | $V_{\text {DD }}$ | $\mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | 4.5 | 5.5 | V |
|  |  | $\mathrm{f}_{\mathrm{XIN}}=4.2 \mathrm{MHz}$ | 2.5 | 5.5 | V |
| Operating Frequency | fxin | $\mathrm{V}_{\mathrm{DD}}=4.5 \sim 5.5 \mathrm{~V}$ | 1 | 8 | MHz |
|  |  | $V_{\text {DD }}=2.5 \sim 5.5 \mathrm{~V}$ | 1 | 4.2 | MHz |
| Operating Temperature | TOPR |  | -20 | 85 | ${ }^{\circ} \mathrm{C}$ |

### 8.3 A/D Converter Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.12 \mathrm{~V} @ \mathrm{fxin}=8 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3.072 \mathrm{~V} @ \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}\right)$

| Parameter | Symbol | Condition | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Analog Input Voltage Range | $\mathrm{V}_{\text {AIN }}$ | AVREFS=0 | $\mathrm{V}_{\text {SS }}$ | - | V ${ }_{\text {D }}$ | V |
|  |  | AVREFS=1 | $V_{S S}$ | - | $V_{\text {REF }}$ |  |
| Analog Power Supply Input Voltage Range | $V_{\text {ReF }}$ | $V_{\text {DD }}=5 \mathrm{~V}$ | 3 | - | $V_{\text {DD }}$ | V |
|  |  | $V_{D D}=3 \mathrm{~V}$ | 2.4 | - | VDD | V |
| Overall Accuracy | $\mathrm{N}_{\text {ACC }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Non-Linearity Error | $\mathrm{N}_{\text {NLE }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Differential Non-Linearity Error | NDNLE |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Zero Offset Error | Nzoe |  | - | $\pm 0.5$ | $\pm 1.5$ | LSB |
| Full Scale Error | NFSE |  | - | $\pm 0.25$ | $\pm 0.5$ | LSB |
| Gain Error | $\mathrm{N}_{\text {NLE }}$ |  | - | $\pm 1.0$ | $\pm 1.5$ | LSB |
| Conversion Time | TConv | $\mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | - | 10 | $\mu \mathrm{S}$ |
|  |  | $\mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | - | 20 |  |
| AV REF Input Current | $I_{\text {REF }}$ | AVREFS=1 | - | 0.5 | 1.0 | mA |

### 8.4 DC Electrical Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-20 \sim 85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \sim 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$,

| Parameter | Symbol | Pin | Condition | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Input High Voltage | $\mathrm{V}_{1+1}$ | XIN, $\overline{\text { RESET }}$ |  | 0.8 V DD | - | $V_{\text {DD }}$ | V |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | Hysteresis Input ${ }^{1}$ |  | 0.8 V DD | - | $V_{\text {DD }}$ |  |
|  | $\mathrm{V}_{\text {IH3 }}$ | Normal Input |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL1 }}$ | XIN, $\overline{\text { RESET }}$ |  | 0 | - | 0.2 VDD | V |
|  | VIL2 | Hysteresis Input ${ }^{1}$ |  | 0 | - | 0.2 VDD |  |
|  | VIL3 | Normal Input |  | 0 | - | 0.3 VDD |  |
| Output High Voltage | V OH | All Output Port | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}-1}$ | - | - | V |
| Output Low Voltage | VoL | All Output Port | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, $\mathrm{l} \mathrm{l}=10 \mathrm{~mA}$ | - | - | 1 | V |
| Input Pull-up Current | IP | RB2, RB3, RD0, RD1 | $V_{D D}=5 \mathrm{~V}$ | -550 | -420 | -200 | $\mu \mathrm{A}$ |
| Input High Leakage Current | $\mathrm{I}_{\mathrm{H} 1}$ | All Pins (except $\mathrm{XIN}_{\text {IN }}$ ) | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{H} 2}$ | $\mathrm{X}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 15 | $\mu \mathrm{A}$ |
| Input Low Leakage Current | ILL1 | All Pins (except $\mathrm{XIIN}^{\text {( }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -5 | - | - | $\mu \mathrm{A}$ |
|  | IIL2 | XIN | $V_{D D}=5 \mathrm{~V}$ | -15 | - | - | $\mu \mathrm{A}$ |
| Hysteresis | \| $\mathrm{V}_{\mathrm{T}}$ \| | Hysteresis Input ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 0.5 | - | - | V |
| PFD Voltage | $\mathrm{V}_{\text {PFD1 }}$ | $V_{D D}$ | PFD Level $=0$ | 2.5 | 3.0 | 3.5 | V |
|  | VPFD2 | VDD | PFD Level = 1 | 2.0 | 2.5 | 3.0 |  |
| Internal RC WDT Period | TRCWDT |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 40 |  | 120 | $\mu \mathrm{S}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 95 |  | 280 |  |
| Operating Current | IDD | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 5 | 6 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 2 | 3 |  |
| Wake-up Timer Mode Current | IWKUP | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 1 | 2 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 0.5 | 1 |  |
| RCWDT Mode Current at STOP Mode | IRCWDT | V ${ }_{\text {D }}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | - | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | - | 100 |  |
| Stop Mode Current | Istop | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=8 \mathrm{MHz}$ | - | 0.5 | 3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}$ | - | 0.2 | 1 |  |

1. Hysteresis Input: RB2, RB3, RB6, RC3, RC4, RC5, RD0, RD1

### 8.5 AC Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-20 \sim+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Pins | Specifications |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Operating Frequency | $\mathrm{f}_{\mathrm{CP}}$ | $\mathrm{XIN}_{\text {IN }}$ | 1 | - | 8 | MHz |
| External Clock Pulse Width | tcPW | XIN | 80 | - | - | nS |
| External Clock Transition Time | $\mathrm{t}_{\mathrm{RCP}, \mathrm{tF}} \mathrm{tFP}$ | XIN | - | - | 20 | nS |
| Oscillation Stabilizing Time | tst | Xin, Xout | - | - | 20 | mS |
| External Input Pulse Width | tepw | INT0, INT1, INT2, INT3 EC0, EC1 | 2 | - | - | tsys |
| $\overline{\text { RESET }}$ Input Width | $t_{\text {RST }}$ | RESET | 8 | - | - | tsys |




INTO, INT1 INT2, INT3
 EC0, EC1

Figure 8-1 Timing Chart

### 8.6 Typical Characteristics

This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (e.g. outside specified $V_{D D}$ range). This is for information only and devices are guaranteed to operate properly only within the specified range.



RC-WDT in Stop Mode
$I_{R C W D T}-V_{D D}$


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean $+3 \sigma$ ) and (mean $3 \sigma$ ) respectively where $\sigma$ is standard deviation


Wake-up Timer Mode










## 9. MEMORY ORGANIZATION

The GMS81C1404 and GMS81C1408 have separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up

### 9.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.


Figure 9-1 Configuration of Registers
Accumulator: The Accumulator is the 8 -bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16 -bit register with Y Register as shown below.


Figure 9-2 Configuration of YA 16-bit Register
X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8 -bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).
to $4 \mathrm{~K} / 8 \mathrm{~K}$ bytes of Program memory. Data memory can be read and written to up to 192 bytes including the stack area.

Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within $00_{\mathrm{H}}$ to $\mathrm{BF}_{\mathrm{H}}$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " $\mathrm{BF}_{\mathrm{H}}$ " is used.


Note: The Stack Pointer must be initialized by software because its value is undefined after RESET.
Example: To initialize the SP
LDX \#OBFH
TXSP $\quad ; S P \leftarrow B F_{H}$

Program Counter: The Program Counter is a 16 -bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address $\left(\mathrm{PC}_{\mathrm{H}}: 0 \mathrm{FF}_{\mathrm{H}}, \mathrm{PC}_{\mathrm{L}}: 0 \mathrm{FE}_{\mathrm{H}}\right)$.
Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 9-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.
[Carry flag C]
This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

## [Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is " 0 " and is cleared by any other result.


Figure 9-3 PSW (Program Status Word) Register

## [Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to " 0 ". This flag immediately becomes " 0 " when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.
[Half carry flag H]
After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

## [Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector ad-
dress.
[Overflow flag V]
This flag is set to " 1 " when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds $+127\left(7 \mathrm{~F}_{\mathrm{H}}\right)$ or $-128\left(80_{\mathrm{H}}\right)$. The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.
[Negative flag N ]
This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.

### 9.2 Program Memory

A 16-bit program counter is capable of addressing up to 64 K bytes, but these devices have $4 \mathrm{~K} / 8 \mathrm{~K}$ bytes program memory space only physically implemented. Accessing a location above $\mathrm{FFFF}_{\mathrm{H}}$ will cause a wrap-around to $0000_{\mathrm{H}}$.

Figure 9-4, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address $\mathrm{FFFE}_{\mathrm{H}}$ and $\mathrm{FFFF}_{\mathrm{H}}$ as shown in Figure 9-5 .

As shown in Figure 9-4, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.


Figure 9-4 Program Memory Map
Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: $0 F F C 0_{H}$ for TCALL15, $0 \mathrm{FFC} 2_{\mathrm{H}}$ for TCALL14, etc., as shown in Figure 9-6 .

Example: Usage of TCALL


The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0 , for example, is assigned to location $0 \mathrm{FFFA}_{\mathrm{H}}$. The interrupt service locations spaces 2-byte interval: $0 \mathrm{FFF} 8_{\mathrm{H}}$ and $0 \mathrm{FFF} 9_{\mathrm{H}}$ for External Interrupt 1, $0 F F F A_{H}$ and $0 \mathrm{FFFB}_{\mathrm{H}}$ for External Interrupt 0, etc.

As for the area from $0 \mathrm{FF} 00_{\mathrm{H}}$ to $0 \mathrm{FFFF}_{\mathrm{H}}$, if any area of them is not going to be used, its service location is available as general purpose Program Memory.


Figure 9-5 Interrupt Vector Area


Figure 9-6 PCALL and TCALL Memory Area


Example: The usage software example of Vector address and the initialize part.

| ORG | OFFEOH |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DW | NOT_USED | ; | (0FFEO) |  |
| DW | NOT_USED | ; | (0FFE2) |  |
| DW | SPI_INT | ; | (0FFE4) | Serial Peripheral Interface |
| DW | BIT_INT | ; | (0FFE6) | Basic Interval Timer |
| DW | WDT_INT | ; | (0FFE8) | Watchdog Timer |
| DW | AD_INT | ; | (0FFEA) | A/D |
| DW | TMR3_INT | ; | (0FFEC) | Timer-3 |
| DW | TMR2_INT | ; | (0FFEE) | Timer-2 |
| DW | INT3 | ; | (0FFFO) | Int. 3 |
| DW | INT2 | ; | (0FFF2) | Int. 2 |
| DW | TMR1_INT | ; | (0FFF4) | Timer-1 |
| DW | TMRO_INT | ; | (0FFF6) | Timer-0 |
| DW | INT1 | ; | (0FFF8) | Int. 1 |
| DW | INT0 | ; | (0FFFA) | Int. 0 |
| DW | NOT_USED | ; | (0FFFC) |  |
| DW | RESET | ; | (0FFFE) | Reset |


| ; | MAIN PROGRAM |  | * |
| :---: | :---: | :---: | :---: |
| ; ******************************************* |  |  |  |
| ; |  |  |  |
| RESET: | DI |  | ; Disable All Interrupts |
|  | LDX | \# 0 |  |
| RAM_CLR: | LDA | \# 0 | ; RAM Clear (!0000H->!00BFH) |
|  | STA | \{X \} + |  |
|  | CMPX | \# 0 COH |  |
|  | BNE | RAM_CLR |  |
| ; |  |  |  |
|  | LDX | \# OBFH | ; Stack Pointer Initialize |
|  | TXSP |  |  |
| ; |  |  |  |
|  | CALL | INITIAL | ; |
| ; |  |  |  |
|  | LDM | RA, \#0 | ; Normal Port A |
|  | LDM | RAIO, \#1000_0010B | ; Normal Port Direction |
|  | LDM | RB, \#0 | ; Normal Port B |
|  | LDM | RBIO, \#1000_0010B | ; Normal Port Direction |
|  | : |  |  |
|  | : | PFDR, \# 0 | ; Enable Power Fail Detector |
|  |  | PFDR,\#0 | ; Enable Power Fail Detector |
|  |  |  |  |

### 9.3 Data Memory

Figure 9-7 shows the internal Data Memory space available. Data Memory is divided into two groups, a user RAM (including Stack) and control registers.


Figure 9-7 Data Memory Map

## User Memory

The GMS81C1404 and GMS81C1408 has $192 \times 8$ bits for the user memory (RAM).

## Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to digital converters and I/O ports. The control registers are in address range of $0 \mathrm{C}_{\mathrm{H}}$ to $0 \mathrm{FF}_{\mathrm{H}}$.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction.

Example; To write at CKCTLR
LDM CKCTLR, \#09H;Divide ratio $\div 16$

| Address | Symbol | R/W | RESET | Vaddressing |
| :---: | :---: | :---: | :---: | :---: |
| Value |  |  |  |  |
| mode |  |  |  |  |

Table 9-1 Control Registers

1. "byte, bit" means that register can be addressed by not only bit but byte manipulation instruction.
2. "byte" means that register can be addressed by only byte manipulation instruction. On the other hand, do not use any read-modify-write instruction such as bit manipulation for clearing bit.

Note: Several names are given at same address. Refer to below table.

| Addr. | When read |  |  | When write |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Timer <br> Mode | Capture <br> Mode | PWM <br> Mode | Timer <br> Mode | PWM <br> Mode |  |
|  | T0 | CDR0 | - | TDR0 | - |  |
| D3H | - |  |  | TDR1 | T1PPR |  |
| D4H | T1 | CDR1 | T1PDR | - | T1PDR |  |
| D7H | T2 | CDR2 | - | TDR2 | - |  |
| D9H | - |  |  | TDR3 | T3PPR |  |
| DAH | T3 | CDR3 | T3PDR | - | T3PDR |  |
| ECH | BITR |  |  | CKCTLR |  |  |

Table 9-2 Various Register Name in Same Address

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COH | RA | RA Port Data Register |  |  |  |  |  |  |  |
| C1H | RAIO | RA Port Direction Register |  |  |  |  |  |  |  |
| C 2 H | RB | RB Port Data Register |  |  |  |  |  |  |  |
| C3H | RBIO | RB Port Direction Register |  |  |  |  |  |  |  |
| C4H | RC | RC Port Data Register |  |  |  |  |  |  |  |
| C5H | RCIO | RC Port Direction Register |  |  |  |  |  |  |  |
| C6H | RD | RD Port Data Register |  |  |  |  |  |  |  |
| C7H | RDIO | RD Port Direction Register |  |  |  |  |  |  |  |
| CAH | RAFUNC | ANSEL7 | ANSEL6 | ANSEL5 | ANSEL4 | ANSEL3 | ANSEL2 | ANSEL1 | ANSELO |
| CBH | RBFUNC | TMR2OV | EC1I | PWM1O | PWM0O | INT1I | INTOI | BUZO | AVREFS |
| CCH | PUPSEL | - | - | - | - | PUPSEL3 | PUPSEL2 | PUPSEL1 | PUPSELO |
| CDH | RDFUNC | - | - | - | - | - | - | INT3I | INT2\| |
| DOH | TM0 | - | - | CAPO | T0CK2 | T0CK1 | TOCK0 | TOCN | TOST |
| D1H | T0/TDRO/ CDRO | Timer0 Register / Timer0 Data Register / Capture0 Data Register |  |  |  |  |  |  |  |
| D2H | TM1 | POL | 16BIT | PWM0E | CAP1 | T1CK1 | T1CK0 | T1CN | T1ST |
| D3H | TDR1/ T1PPR | Timer1 Data Register / PWM0 Period Register |  |  |  |  |  |  |  |
| D4H | T1/CDR1/ T1PDR | Timer1 Register / Capture1 Data Register / PWM0 Duty Register |  |  |  |  |  |  |  |
| D5H | PWMOHR | PWM0 High Register |  |  |  |  |  |  |  |
| D6H | TM2 | - | - | CAP2 | T2CK2 | T2CK1 | T2CK0 | T2CN | T2ST |
| D7H | $\begin{aligned} & \text { T2/TDR2/ } \\ & \text { CDR2 } \end{aligned}$ | Timer2 Register / Timer2 Data Register / Capture2 Data Register |  |  |  |  |  |  |  |
| D8H | TM3 | POL | 16BIT | PWM1E | CAP3 | T3CK1 | T3CK0 | T3CN | T3ST |
| D9H | TDR3/ <br> T3PPR | Timer3 Data Register / PWM1 Period Register |  |  |  |  |  |  |  |
| DAH | $\begin{aligned} & \text { T3/CDR3/ } \\ & \text { T3PDR } \end{aligned}$ | Timer3 Register / Capture3 Data Register / PWM1Duty Register |  |  |  |  |  |  |  |
| DBH | PWM1HR | PWM1 High Register |  |  |  |  |  |  |  |
| DEH | BUR | BUCK1 | BUCK0 | BUR5 | BUR4 | BUR3 | BUR2 | BUR1 | BUR0 |
| EOH | SIOM | POL | SRDY | SM1 | SM0 | SCK1 | SCKO | SIOST | SIOSF |
| E1H | SIOR | SPI DATA REGISTER |  |  |  |  |  |  |  |
| E2H | IENH | INTOE | INT1E | T0E | T1E | INT2E | INT3E | T2E | T3E |
| E3H | IENL | ADE | WDTE | BITE | SPIE | - | - | - | - |
| E4H | IRQH | INTOIF | INT1IF | TOIF | T1IF | INT2IF | INT3IF | T2IF | T3IF |
| E5H | IRQL | ADIF | WDTIF | BITIF | SPIF | - | - | - | - |
| E6H | IEDS | IED3H | IED3L | IED2H | IED2L | IED1H | IED1L | IEDOH | IEDOL |

Table 9-3 Control Registers of GMS81C1404 and GMS81C1408
These registers of shaded area can not be accessed by bit manipulation instruction as "SET1, CLR1", but should be accessed by register operation instruction as "LDM dp,\#imm".

| EAH | ADCM | - | - | ADEN | ADS2 | ADS1 | ADS0 | ADST | ADSF |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EBH | ADCR | ADC Result Data Register |  |  |  |  |  |  |  |
| ECH | BITR $^{1}$ | Basic Interval Timer Data Register |  |  |  |  |  |  |  |
| ECH | CKCTLR |  |  |  |  |  |  |  |  |

Table 9-3 Control Registers of GMS81C1404 and GMS81C1408
These registers of shaded area can not be accessed by bit manipulation instruction as "SET1, CLR1", but should be accessed by register operation instruction as "LDM dp,\#imm".
1.The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR.
2. The register PFDR only be implemented on devices, not on In-circuit Emulator.

### 9.4 Addressing Mode

The GMS81C1404 and GMS81C1408 uses six addressing modes;

- Register addressing
- Immediate addressing
- Direct page addressing
- Absolute addressing
- Indexed addressing
- Register-indirect addressing


## (1) Register Addressing

Register addressing accesses the $\mathrm{A}, \mathrm{X}, \mathrm{Y}, \mathrm{C}$ and PSW.

## (2) Immediate Addressing $\rightarrow$ \#imm

In this mode, second byte (operand) is accessed as a data immediately.

Example:
$0435 \quad$ ADC \#35H


E45535 LDM 35H, \#55H

(3) Direct Page Addressing $\rightarrow \mathrm{dp}$

In this mode, a address is specified within direct page.
Example;
C535 LDA $35 \mathrm{H} \quad$; A $\leftarrow$ RAM [35H]


## (4) Absolute Addressing $\rightarrow$ !abs

Absolute addressing sets corresponding memory data to Data, i.e. second byte(Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.
With 3 bytes command, it is possible to access to whole memory area.
ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;
0735F0 ADC ! OF035H ;A $\leftarrow$ ROM [0F035H]


The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address $0135_{\mathrm{H}}$.

$$
983500 \text { INC }!0035 \mathrm{H} \quad \text {; } \leftarrow \text { RAM }[035 \mathrm{H}]
$$


$X$ indexed direct page, auto increment $\rightarrow\{X\}+$
In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA
Example; $\mathrm{X}=35_{\mathrm{H}}$
DB
LDA $\{\mathrm{X}\}+$


## $X$ indexed direct page (8 bit offset) $\rightarrow \mathbf{d p}+X$

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; $\mathrm{X}=015_{\mathrm{H}}$
C645 LDA $45 \mathrm{H}+\mathrm{X}$


## $\mathbf{Y}$ indexed direct page (8 bit offset) $\rightarrow d p+Y$

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.

This is same with above (2). Use Y register instead of X.

## $\mathbf{Y}$ indexed absolute $\rightarrow$ !abs+ $\mathbf{Y}$

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; $\mathrm{Y}=55_{\mathrm{H}}$
D500FA LDA ! OFA00H+Y


3F35 JMP [35H]


## $X$ indexed indirect $\rightarrow[d p+X]$

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data $[d p+X+1][d p+X]$ Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA
Example; X=10 H
1625 ADC [25H+X]


## $\mathbf{Y}$ indexed indirect $\rightarrow[\mathrm{dp}]+\mathbf{Y}$

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA
Example; $\mathrm{Y}=10_{\mathrm{H}}$
1725 ADC [25H]+Y


## Absolute indirect $\rightarrow$ [!abs]

The program jumps to address specified by 16-bit absolute address.

JMP
Example;
1F25E0 JMP [!0C025H]

PROGRAM MEMORY


## 10. I/O PORTS

The GMS81C1404 and GMS81C1408 has four ports, RA, RB, RC and RD. These ports pins may be multiplexed with an alternate function for the peripheral features on the device. In general, when a initial reset state, all ports are used as a general purpose input port.
All pins have data direction registers which can set these ports as output or input. A " 1 " in the port direction register defines the corresponding port pin as output. Conversely, write " 0 " to the corresponding bit to specify as an input pin. For example, to use the even numbered bit of RA as output ports and the odd numbered bits as input ports, write " $55_{\mathrm{H}}$ " to address $\mathrm{C} 1_{\mathrm{H}}$ (RA direction register) during initial setting as shown in Figure 10-1 .

### 10.1 RA and RAIO registers

RA is an 8 -bit bidirectional I/O port (address $\mathrm{C} 0_{\mathrm{H}}$ ). Each port can be set individually as input and output through the RAIO register (address $\mathrm{C}_{\mathrm{H}}$ ).
RA7~RA1 ports are multiplexed with Analog Input Port (AN7~AN1) and RA0 port is multiplexed with Event Counter Input Port (EC0).


Figure 10-2 Registers of Port RA
The control register RAFUNC (address $\mathrm{CA}_{\mathrm{H}}$ ) controls to

Reading data register reads the status of the pins whereas writing to it will write to the port latch.


Figure 10-1 Example of port I/O assignment
select alternate function. After reset, this value is " 0 ", port may be used as general I/O ports. To select alternate function such as Analog Input or External Event Counter Input, write " 1 " to the corresponding bit of RAFUNC.Regardless of the direction register RAIO, RAFUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (RA0/EC0 is controlled by RBFUNC)

| PORT | RAFUNC.7~0 | Description |
| :---: | :---: | :--- |
| RA7/AN7 | 0 | RA7 (Normal I/O Port) |
|  | 1 | AN7 (ADS2~0=111) |
| RA6/AN6 | 0 | RA6 (Normal I/O Port) |
|  | 1 | AN6 (ADS2~0=110) |
| RA5/AN5 | 0 | RA5 (Normal I/O Port) |
|  | 1 | AN5 (ADS2~0=101) |
| RA4/AN4 | 0 | RA4 (Normal I/O Port) |
|  | 1 | AN4 (ADS2~0=100) |
| RA3/AN3 | 0 | RA3 (Normal I/O Port) |
|  | 1 | AN3 (ADS2~0=011) |
| RA2/AN2 | 0 | RA2 (Normal I/O Port) |
|  | 1 | AN2 (ADS2~0=010) |
| RA1/AN1 | 0 | RA1 (Normal I/O Port) |
|  | 1 | AN1 (ADS2~0=001) |
| RA0/EC01 |  | RA0 (Normal I/O Port) |
|  | EC0 (T0CK2~0=111) |  |

1. This port is not an Analog Input port, but Event Counter clock source input port. ECO is controlled by setting TOCK2~0 = 111. The bit RAFUNC. 0 (ANSELO) controls the RBO/ANO/AVref port (Refer to Port RB).

### 10.2 RB and RBIO registers

RB is a 5 -bit bidirectional I/O port (address C 2 H ). Each pin can be set individually as input and output through the RBIO register (address $\mathrm{C}_{\mathrm{H}}$ ). In addition, Port RB is multiplexed with various special features. The control register RBFUNC (address $\mathrm{CB}_{\mathrm{H}}$ ) controls to select alternate func-
tion. After reset, this value is " 0 ", port may be used as general I/O ports. To select alternate function such as External interrupt or Timer compare output, write " 1 " to the corresponding bit of RBFUNC.


Figure 10-3 Registers of Port RB

Regardless of the direction register RBIO, RBFUNC is selected to use as alternate functions, port pin can be used as
a corresponding alternate features.

| PORT | RBFUNC.4~0 | Description |
| :---: | :---: | :---: |
| $\begin{gathered} \text { RB7/ } \\ \text { TMR2OV } \end{gathered}$ | 0 | RB7 (Normal I/O Port) |
|  | 1 | Timer2 Overflow Output |
| RB6/EC1 | 0 | RB6 (Normal I/O Port) |
|  | 1 | Event Counter 1 Input |
|  | 0 | RB5 (Normal I/O Port) |
|  | 1 | PWM1 Output / <br> Timer3 Compare Output |
| RB4/ PWM0/ COMPO | 0 | RB4 (Normal I/O Port) |
|  | 1 | PWM0 Output / <br> Timer1 Compare Output |
| RB3/INT1 | 0 | RB3 (Normal I/O Port) |
|  | 1 | External Interrupt Input 1 |
| RB2/INT0 | 0 | RB2 (Normal I/O Port) |
|  | 1 | External Interrupt Input 0 |
| RB1/BUZ | 0 | RB1 (Normal I/O Port) |
|  | 1 | Buzzer Output |
| RBO/ANO/ AVref | $0^{1}$ | RBO (Normal I/O Port)/ ANO (ANSELO=1) |
|  | $1^{2}$ | External Analog Reference Voltage |

1. When ANSELO $=$ " 0 ", this port is defined for normal I/O port (RBO).
When ANSELO = "1" and ADS2~0 = "000", this port can be used Analog Input Port (ANO).
2. When this bit set to " 1 ", this port defined for AVref, so it can not be used Analog Input Port ANO and Normal I/O Port RBO.

### 10.3 RC and RCIO registers

RC is an 4-bit bidirectional I/O port (address C 4 H ). Each pin can be set individually as input and output through the RCIO register (address $\mathrm{C}_{5}$ ).

In addition, Port RC is multiplexed with Serial Peripheral Interface (SPI).

The control register SIOM (address $\mathrm{E}_{\mathrm{H}}$ ) controls to select Serial Peripheral Interface function.
After reset, the RCIO register value is " 0 ", port may be used as general I/O ports. To select Serial Peripheral Interface function, write " 1 " to the corresponding bit of SIOM.


Figure 10-4 Registers of Port RC

| PORT | Function | SIOM |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SRDY | SM [1:0] | SCK [1:0] |  |
| $\begin{aligned} & \text { RC6/ } \\ & \text { SOUT } \end{aligned}$ | RC6 | X | X:0 | X:X | RC6 (Normal I/O Port) |
|  | SOUT | X | X:1 | X:X | SPI Serial Data Output |
| $\begin{aligned} & \text { RC5/ } \\ & \text { SIN } \end{aligned}$ | RC5 | X | 0:X | X:X | RC5 (Normal I/O Port) |
|  | SIN | X | 1:X | X:X | SPI Serial Data Input |
| $\begin{aligned} & \text { RC4/ } \\ & \text { SCK } \end{aligned}$ | RC4 | X | 0:0 | X:X | RC4 (Normal I/O Port) |
|  | SCKO | X | 0:0 | 00, 01, 10 | SPI Synchronous Clock Output |
|  | SCKI | X | 0:0 | 1:1 | SPI Synchronous Clock Input |
| $\frac{R C 3 /}{\text { SRDY }}$ | RC3 | 0 | X:X | X:X | RC3 (Normal I/O Port) |
|  | $\overline{\text { SRDYIN }}$ | 1 | X:X | 00, 01, 10 | SPI Ready Input (Master Mode) |
|  | SRDYOUT | 1 | X:X | 1:1 | SPI Ready Output (Slave Mode) |

Table 10-1 Serial Communication Functions in RC Port

### 10.4 RD and RDIO registers

RD is a 3-bit bidirectional I/O port (address $\mathrm{C}_{\mathrm{H}} \mathrm{H}$ ). Each pin can be set individually as input and output through the

RDIO register (address $\mathrm{C}_{\mathrm{H}}$ ).

Pull-up Selection Register


RESET VALUE : ----0000


Interrupt Edge Selection Register
IEDS ADDRESS : E6H

| IED3H | IED3L | IED2H | IED2L | IED1H | IED1L | IEDOH | IEDOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

External Interrupt Edge Select
00 : Normal I/O port
01 : Falling (1-to-0 transition)
10 : Rising ( 0 -to- 1 transition)
1 1: Both (Rising \& Falling)

ADDRESS: CDH
RESET VALUE : 00000000


Figure 10-5 Registers of Port RD

In addition, Port RD is multiplexed with external interrupt input function. The control register RDFUNC (address $\mathrm{CD}_{\mathrm{H}}$ ) controls to select alternate function. After reset, this value is " 0 ", port may be used as general I/O ports. To select alternate function, write " 1 " to the corresponding bit of

RDFUNC.
Regardless of the direction register RDIO, RDFUNC is selected to use as external interrupt input function, port pin can be used as a interrupt input feature.

## 11. CLOCK GENERATOR

The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator connected to the

Xin and Xout pins. External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the Xin pin and open the Xout pin.


Figure 11-1 Block Diagram of Clock Pulse Generator

### 11.1 Oscillation Circuit

$\mathrm{X}_{\text {IN }}$ and $\mathrm{X}_{\text {OUT }}$ are the input and output, respectively, a inverting amplifier which can be set for use as an on-chip oscillator, as shown in Figure 11-2 .


Figure 11-2 Oscillator Connections
To drive the device from an external clock source, Xout should be left unconnected while Xin is driven as shown in Figure 11-3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user
should consult the crystal manufacturer for appropriate values of external components.


Figure 11-3 External Clock Connections

Note: When using a system clock oscillator, carry out wiring in the broken line area in Figure 11-2 to prevent any effects from wiring capacities.

- Minimize the wiring length.
- Do not allow wiring to intersect with other signal conductors.
- Do not allow wiring to come near changing high current.
- Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present. - Do not fetch signals from the oscillator.


## 12. Basic Interval Timer

The GMS81C1404 and GMS81C1408 has one 8-bit Basic Interval Timer that is free-run, can not stop. Block diagram is shown in Figure 12-1 .The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024 , the count rate is $1 / 8$ to $1 / 1024$ of the oscillator frequency. As the count overflows from $\mathrm{FF}_{\mathrm{H}}$ to $00_{\mathrm{H}}$, this overflow causes to generate the Basic interval timer interrupt. The BITF is interrupt request flag of Basic interval timer.

When write " 1 " to bit BTCL of CKCTLR, BITR register is cleared to " 0 " and restart to count-up. The bit BTCL becomes " 0 " after one machine cycle by hardware.

If the STOP instruction executed after writing " 1 " to bit WAKEUP of CKCTLR, it goes into the wake-up timer mode. In this mode, all of the block is halted except the os-
cillator, prescaler (only fxin $\div 2048$ ) and Timer0.
If the STOP instruction executed after writing " 1 " to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer

Note: All control bits of Basic interval timer are in CKCTLR register which is located at same address of BITR (address $E C_{H}$ ). Address $E C_{H}$ is read as BITR, written to CKCTLR. Therefore, the CKCTLR can not be accessed by bit manipulation instruction.


Figure 12-1 Block Diagram of Basic Interval Timer


Figure 12-2 CKCTLR: Clock Control Register

## 13. TIMER / COUNTER

The GMS81C1404 and GMS81C1408 has four Timer/ Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 can be used either the two 8-bit Timer/Counter or one 16 -bit Timer/Counter by combining them. Also Timer 2 and Timer 3 are same. In this document, explain Timer 0 and Timer 1 because Timer2 and Timer3 same with Timer 0 and Timer 1.

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is $1 / 2$ to $1 / 2048$ of the oscillator frequency in Timer0. And Timer 1 can use the same clock source too. In addition, Timer1 has more fast clock source ( $1 / 1$ to $1 / 8$ ).

In the "counter" function, the register is increased in response to a 0 -to- 1 (rising edge) transition at its corresponding external input pin, $\mathrm{EC} 0($ Timer 0 ) or EC 1 (Timer 2).

Note: In the external event counter function, the RAO/ECO pin has not a schmitt trigger, but a normal input port. Therefore, it may be count more than input event signal if the noise interfere in slow transition input signal.

In addition the "capture" function, the register is increased in response external interrupt same with timer function. When external interrupt edge input, the count register is captured into capture data register CDRx.

Timer1 and Timer 3 are shared with "PWM" function and "Compare output" function

It has seven operating modes: " 8 -bit timer/counter", "16bit timer/counter", " 8 -bit capture", " 16 -bit capture", " 8 -bit compare output", " 16 -bit compare output" and " 10 -bit PWM" which are selected by bit in Timer mode register TMx as shown in Figure 13-1 and Table 13-1 .

```
Timer 0(2) Mode Register
```



```
RESET VALUE : --000000
TOCN
    CAPO Capture mode selection bit
            0:Disables Capture
T2CN 0:Stop counting
            1: Enables Capture
TOST Start control bit
    TOCK[2:0] Input clock selection TOST
    T2CK[2:0] 000: fxin \div2, 100: fxin \div128
    001: fxin \div 4, 101: fxin }\div51
    010: fxin }\div8,\quad110:fxin \div204
    011 : fxin % 32, 111 : External Event ( ECO(1) )
```

Timer 1(3) Mode Register

| TM1 (3) | POL | 16 BIT | PWMxE | CAPx | TxCK1 | TxCK0 | TxCN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | TxST $\quad$| ADDRESS : D2H (D8H for TM3) |
| :---: |
| RESET VALUE : 00000000 |


| POL | $\frac{\text { PWM Output Polarity }}{0: \text { Duty active low }}$ <br> $1:$ Duty active high |
| :--- | :--- |
|  |  |
| 16BIT | $\frac{16 \text {-bit mode selection }}{0: 8 \text {-bit mode }}$ |
|  | $1: 16$-bit mode |
| PWM0E | $\frac{\text { PWM enable bit }}{0: \text { Disables PWM }}$ |
| PWM1E | $1:$ Enables PWM |
|  | $\underline{\text { CAP1 }}$Capture mode selection bit. <br> CAP3 |
|  | $1:$ Disables Capture |
|  |  |


| $\begin{aligned} & \text { T1CK[2:0] } \\ & \text { T3CK[2:0] } \end{aligned}$ | Input clock selection |
| :---: | :---: |
|  | 00 : fxin 10 : fxin $\div 8$ |
|  | 01 : fxin $\div 2 \quad 11$ : using the Timer 0 clock |
| T1CN | Continue control bit |
| T3CN | 0 : Stop counting |
|  | 1 : Start counting continuously |
| T1ST | Start control bit |
| T3ST | 0 : Stop counting |
|  | 1: Counter register is cleared and start again |

Figure 13-1 Timer Mode Register (TMx, x = 0~3)

| 16BIT | CAP0 | CAP1 | PWME | T0CK[2:0] | T1CK[1:0] | PWMO | TIMER 0 | TIMER1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | XXX | XX | 0 | 8-bit Timer | 8-bit Timer |
| 0 | 0 | 1 | 0 | 111 | XX | 0 | 8-bit Event Counter | 8-bit Capture |
| 0 | 1 | 0 | 0 | XXX | XX | 1 | 8-bit Capture | 8-bit Compare output |
| 0 | $X^{1}$ | 0 | 1 | XXX | XX | 1 | 8-bit Timer/Counter | 10-bit PWM |
| 1 | 0 | 0 | 0 | $X X X$ | 11 | 0 | 16-bit Timer |  |
| 1 | 0 | 0 | 0 | 111 | 11 | 0 | 16-bit Event Counter |  |
| 1 | 1 | $X$ | 0 | XXX | 11 | 0 | 16-bit Capture |  |
| 1 | 0 | 0 | 0 | XXX | 11 | 1 | 16-bit Compare output |  |

Table 13-1 Operating Modes of Timer 0 and Timer 1

1. $X$ : The value " 0 " or " 1 " corresponding your operation.

### 13.1 8-bit Timer/Counter Mode

The GMS81C1404 and GMS81C1408 has four 8-bit Timer/Counters, Timer 0, Timer 1, Timer 2 and Timer 3, as shown in Figure 13-2 .

The "timer" or "counter" function is selected by mode reg-
isters TMx as shown in Figure 13-1 and Table 13-1 . To use as an 8-bit timer/counter mode, bit CAP0 of TM0 is cleared to " 0 " and bits 16BIT of TM1 should be cleared to "0"(Table 13-1 ).


Figure 13-2 8-bit Timer / Counter Mode

These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of $2,4,8,32,128,512,2048$ (selected by control bits T0CK2, T0CK1 and T0CK0 of register TM0) and 1, 2, 8 (selected by control bits T1CK1 and T1CK0 of register TM1). In the Timer 0, timer register T0 increases from $00_{\mathrm{H}}$ until it matches TDR0 and then reset to $00_{\mathrm{H}}$. The match output of Timer 0 generates Timer 0 interrupt
(latched in T0F bit). As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx.

In counter function, the counter is increased every 0 -to 1 (rising edge) transition of EC0 pin. In order to use counter function, the bit RA0 of the RA Direction Register RAIO is set to " 0 ". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not.


Figure 13-3 Counting Example of Timer Data Registers


Figure 13-4 Timer Count Operation

### 13.2 16-bit Timer/Counter Mode

The Timer register is being run with 16 bits. A 16-bit timer/ counter register $\mathrm{T} 0, \mathrm{~T} 1$ are increased from $0000_{\mathrm{H}}$ until it matches TDR 0, TDR 1 and then resets to $0000_{\mathrm{H}}$. The match output generates Timer 0 interrupt not Timer 1 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0SL0.
In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to " 1 " respectively.


Figure 13-5 16-bit Timer / Counter Mode

### 13.3 8-bit Compare Output (16-bit)

The GMS81C1404 and GMS81C1408 has a function of Timer Compare Output. To pulse out, the timer match can goes to port pin(COMP0) as shown in Figure 13-2 and Figure 13-5. Thus, pulse out is generated by the timer match. These operation is implemented to pin, RB4/COMP0/ PWM.

This pin output the signal having a 50: 50 duty square

### 13.4 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as shown in Figure 13-6 .

As mentioned above, not only Timer 0 but Timer 1 can also
wave, and output frequency is same as below equation.

$$
f_{C O M P}=\frac{\text { Oscillation Frequency }}{2 \times \text { Prescaler Value } \times(T D R+1)}
$$

In this mode, the bit PWMO of RB function register (RBFUNC) should be set to " 1 ", and the bit PWME of timer1 mode register (TM1) should be set to " 0 ".
In addition, 16-bit Compare output mode is available, also.
be used as a capture mode.
The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when
timer register T 0 (T1) increases and matches TDR0 (TDR1).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.
For example, in Figure 13-8, the pulse width of captured signal is wider than the timer data value $\left(\mathrm{FF}_{\mathrm{H}}\right)$ over 2 times. When external interrupt is occurred, the captured value $\left(13_{\mathrm{H}}\right)$ is more little than wanted value. It can be obtained correct value by counting the number of timer overflow occurrence.

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register ( $\mathrm{T} 0, \mathrm{~T} 1$ ), to be cap-
tured into registers CDRx (CDR0, CDR1), respectively. After captured, Timer x register is cleared and restarts by hardware.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.

Note: The CDRx, TDRx and $T x$ are in same address. In the capture mode, reading operation is read the CDRx, not Tx because path is opened to the CDRx, and TDRx is only for writing operation.


Figure 13-6 8-bit Capture Mode


Figure 13-7 Input Capture Operation


Figure 13-8 Excess Timer Overflow in Capture Mode

### 13.5 16-bit Capture Mode

16-bit capture mode is the same as 8 -bit capture, except that the Timer register is being run will 16 bits.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0CK0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to " 1 " respectively.


Figure 13-9 16-bit Capture Mode

### 13.6 PWM Mode

The GMS81C1404 and GMS81C1408 has a two high speed PWM (Pulse Width Modulation) functions which shared with Timer1 (Timer 3). In this document, it will be explained only PWM0.

In PWM mode, pin RB4/COMP0/PWM0 outputs up to a 10-bit resolution PWM output. This pin should be configure as a PWM output by setting " 1 " bit PWM0O in RBFUNC register. (PWM1 output by setting " 1 " bit PWM1O in RBFUNC)

The period of the PWM output is determined by the T1PPR (PWM0 Period Register) and PWM0HR[3:2] (bit3,2 of PWM0 High Register) and the duty of the PWM output is determined by the T1PDR (PWM0 Duty Register) and PWM0HR[1:0] (bit1,0 of PWM0 High Register).

The user writes the lower 8-bit period value to the T1PPR and the higher 2-bit period value to the PWM0HR[3:2]. And writes duty value to the T1PDR and the PWM0HR[1:0] same way.

The T1PDR is configure as a double buffering for glitchless PWM output. In Figure 13-10, the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)

## PWM Period = [PWMOHR[3:2]T1PPR] X Source Clock PWM Duty $=$ [PWMOHR[1:0]T1PDR] X Source Clock

The relation of frequency and resolution is in inverse proportion. Table 13-2 shows the relation of PWM frequency vs. resolution.

If it needed more higher frequency of PWM, it should be reduced resolution.

| Resolution | Frequency |  |  |
| :---: | :---: | :---: | :---: |
|  | T1CK[1:0] = <br> $\mathbf{0 0 ( 1 2 5 n S )}$ | T1CK[1:0] $=$ <br> $\mathbf{0 1 ( 2 5 0 n S )}$ | T1CK[1:0] = <br> $\mathbf{1 0 ( 1 u S )}$ |
|  | 7.8 KHz | 3.9 KHz | 0.98 KHZ |
| 9-bit | 15.6 KHz | 7.8 KHz | 1.95 KHz |
| 8-bit | 31.2 KHz | 15.6 KHz | 3.90 KHz |
| 7-bit | 62.5 KHz | 31.2 KHz | 7.81 KHz |

Table 13-2 PWM Frequency vs. Resolution at 8 MHz
The bit POL of TM1 decides the polarity of duty cycle.
If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0 : Low). And if the duty value is set to " $00_{\mathrm{H}}$ ", the PWM output is determined by the bit POL (1: Low, 0 : High).

It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 13-12. As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.

Note: If changing the Timer1(3) to PWM function, it should be stop the timer clock firstly, and then set period and duty register value. If user writes register values while timer is in operation, these register could be set with certain values.
Ex) LDM TM1,\#00H
LDM T1PPR,\#00H
LDM T1PDR,\#00H
LDM PWMOHR,\#OOH
LDM RBFUNC,\#0001_1100B
LDM TM1,\#1010_1011B


Figure 13-10 PWM Mode


Figure 13-11 Example of PWM at 8 MHz


Figure 13-12 Example of Changing the Period in Absolute Duty Cycle (@8MHz)

## 14. Serial Peripheral Interface

The Serial Peripheral Interface (SPI) module is a serial interface useful for communicating with other peripheral of microcontroller devices. These peripheral devices may be
serial EEPROMs, shift registers, display drivers, A/D converters, etc.

## SPI Mode Control Register

SIOM

| POL | SRDY | SM1 | SM0 | SCK1 | SCK0 | SIOST | SIOSF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ADDRESS: EOH RESET VALUE : 00000001

POL
Serial Clock Polarity Selection bit.
0 : Data Transmission at falling edge (Received data latch at rising edge)
1 : Data Transmission at rising edge (Received data latch at falling edge)

SRDY
Serial Ready Enable bit
0 : Disable (RC3)
1 : Enable (SRDYIN / $\overline{\text { SRDYOUT }})$
SM[1:0] Serial Operation Mode Selection bits
00 : Normal Port (RC4, RC5, RC6)
01 : Transmit Mode (SCK, RC5, SOUT)
10 : Receive Mode (SCK, SIN, RC6)
11 : Transmit \& Receive Mode (SCK, SIN, SOUT)

SCK[1:0] Serial Clock Selection bits
$00:$ fxin $\div 4$
$01:$ fxin $\div 16$
10 : TMR2OV (Overflow of Timer 2)
11: External Clock
SIOST Serial Transmit Start bit
0 : Disable
1 : Start (After one SCK, becomes "0")
SIOSF Serial Transmit Status bit
0 : During Transmission
1 : Finished

SPI Data Register

SIOR


ADDRESS : E1H RESET VALUE : Undefined


Figure 14-1 SPI Registers and Block Diagram

The SPI allows 8-bits of data to be synchronously transmitted and received. To accomplish communication, typically three pins are used:

- Serial Data In
- Serial Data Out
- Serial Clock
RC5/SIN
RC6/SOUT
RC4/SCK

Additonarlly a fourth pin may be used when in a master or a slave mode of operation:

- Serial Transfer Ready

RC3/SRDYIN/SRDYOUT

The serial data transfer operation mode is decided by setting the SM1 and SM0 of SPI Mode Control Register, and the transfer clock rate is decided by setting the SCK1 and SCK0 of SPI Mode Control Register as shown in Figure 14-1. And the polarity of transfer clock is selected by setting the POL.

The bit SRDY is used for master / slave selection. If this bit is set to " 1 " and SCK[1:0] is set to " 11 ", the controller is performed to slave controller. As it were, the port RC3 is served for $\overline{\text { SRDYOUT. }}$

Figure 14-2 SPI Timing Diagram (without SRDY control)


Figure 14-3 SPI Timing Diagram (with $\overline{\text { SRDY }}$ control)

## 15. Buzzer Output function

The buzzer driver consists of 6-bit binary counter, the buzzer register BUR and the clock selector. It generates square-wave which is very wide range frequency (480 $\mathrm{Hz} \sim 250 \mathrm{KHz}$ at fxin $=4 \mathrm{MHz}$ ) by user programmable counter.

Pin RB1 is assigned for output port of Buzzer driver by setting the bit BUZO of RBFUNC to " 1 ".
The 6 -bit buzzer counter is cleared and start the counting by writing signal to the register BUR. It is increased from 00 H until it matches 6-bit register BUR.

Also, it is cleared by counter overflow and count up to output the square wave pulse of duty $50 \%$.
The bit 0 to 5 of BUR determines output frequency for buzzer driving. Frequency calculation is following as shown below.

$$
f_{B U Z}(H z)=\frac{\text { Oscillator Frequency }}{2 \times \text { Prescaler Ratio } \times(B U R+1)}
$$

The bits BUCK1, BUCK0 of BUR selects the source clock from prescaler output.


Figure 15-1 Buzzer Driver

## 16. ANALOG TO DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8 -bit digital value. The A/D module has eight analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation.
The analog reference voltage is selected to $V_{D D}$ or AVref by setting of the bit AVREFS in RBFUNC register. If external analog reference AVref is selected, the bit ANSEL0 should not be set to " 1 ", because this pin is used to an analog reference of $A / D$ converter.
The A/D module has two registers which are the control register ADCM and A/D result register ADCR. The ADCM register, shown in Figure 16-2, controls the operation of the $\mathrm{A} / \mathrm{D}$ converter module. The port pins can be configure as analog inputs or digital I/O.

To use analog inputs, each port is assigned analog input port by setting the bit ANSEL[7:0] in RAFUNC register. And selected the corresponding channel to be converted by setting ADS[2:0].

The processing of conversion is start when the start bit ADST is set to " 1 ". After one cycle, it is cleared by hardware. The register ADCR contains the results of the $A / D$ conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit ADSF is set to " 1 ", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 16-1. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 10 $u S$ (at fxin $=8 \mathrm{MHz}$ ).


Figure 16-1 A/D Converter Block Diagram


Figure 16-2 A/D Converter Registers


Figure 16-3 A/D Converter Operation Flow

## A/D Converter Cautions

(1) Input range of AN0 to AN7

The input voltage of AN0 to AN7 should be within the specification range. In particular, if a voltage above VDD (or AVref) or below Vss is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.
(2) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AVref(or VDD) and AN0 to AN7. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 16-4 in order to reduce noise.


Figure 16-4 Analog Input Pin Connecting Capacitor
(3) Pins AN0/RB0 and AN1/RA1 to AN7/RA7

The analog input pins AN0 to AN7 also function as input/ output port (PORT RA and RB0) pins. When A/D conversion is performed with any of pins AN0 to AN7 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling
noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.
(4) AVref pin input impedance

A series resistor string of approximately $10 \mathrm{~K} \Omega$ is connected between the AVref pin and the Vss pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AVref pin and the Vss pin, and there will be a large reference voltage error.

## 17. INTERRUPTS

The GMS81C1404 and GMS81C1408 interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Interrupt Edge Selection Register (IEDS), priority circuit and Master enable flag("I" flag of PSW). The configuration of interrupt circuit is shown in Figure 17-1 and Interrupt priority is shown in Table 17-1 .

The External Interrupts INT0, INT1, INT2 and INT3 can each be transition-activated (1-to-0, 0 -to- 1 and both transition).

The flags that actually generate these interrupts are bit INT0IF, INT1IF, INT2IF and INT3IF in Register IRQH. When an external interrupt is generated, the flag that gen-
erated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transitionactivated.

The Timer 0, Timer 1, Timer 2 and Timer 3 Interrupts are generated by T0IF, T1IF, T2IF and T3IF, which are set by a match in their respective timer/counter register. The AD converter Interrupt is generated by ADIF which is set by finishing the analog to digital conversion. The Watch dog timer Interrupt is generated by WDTIF which set by a match in Watch dog timer register (when the bit WDTON is set to " 0 "). The Basic Interval Timer Interrupt is generated by BITIF which is set by a overflowing of the Basic Interval Timer Register(BITR).


Figure 17-1 Block Diagram of Interrupt Function

The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW), the interrupt enable register (IENH, IENL) and the interrupt request flags (in IRQH, IRQL) except Power-on reset and software BRK interrupt.

Interrupt enable registers are shown in Figure 17-2 . These registers are composed of interrupt enable flags of each interrupt source, these flags determines whether an interrupt will be accepted or not. When enable flag is " 0 ", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.

| Reset/Interrupt | Symbol | Priority | Vector Addr. |
| :--- | :--- | :---: | :---: |
| Hardware Reset | RESET | - | FFFE $_{H}$ |
| External Interrupt 0 | INT0 | 1 | FFFA $_{H}$ |
| External Interrupt 1 | INT1 | 2 | FFF8 $_{H}$ |
| Timer 0 | Timer 0 | 3 | FFF6 $_{H}$ |
| Timer 1 | Timer 1 | 4 | FFF4 $_{H}$ |
| External Interrupt 2 | INT2 | 5 | FFF2H $_{H}$ |
| External Interrupt 3 | INT3 | 6 | FFFOH $_{H}$ |
| Timer 2 | Timer 2 | 7 | FFEE $_{H}$ |
| Timer 3 | Timer 3 | 8 | FFEC $_{H}$ |
| A/D Converter | A/D C | 9 | FFEA $_{H}$ |
| Watch Dog Timer | WDT | 10 | FFEE8H $^{\text {Basic Interval Timer }}$ |
| BIT | 11 | FFE $_{H}$ |  |
| Serial Interface | SPI | 12 | FFE6 $_{H}$ |

Table 17-1 Interrupt Priority


Figure 17-2 Interrupt Enable Registers and Interrupt Request Registers

When an interrupt is occurred, the I-flag is cleared and disable any further interrupt, the return address and PSW are pushed into the stack and the PC is vectored to. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt request flag bits.

The interrupt request flag bit(s) must be cleared by software before re-enabling interrupts to avoid recursive interrupts. The Interrupt Request flags are able to be read and written.

### 17.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to " 0 " by a reset or an instruction. Interrupt acceptance sequence requires 8 foSC ( 2 $\mu \mathrm{s}$ at $\left.\mathrm{f}_{\mathrm{XIN}}=4 \mathrm{MHz}\right)$ after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

## Interrupt acceptance

1. The interrupt master enable flag (I-flag) is cleared to " 0 " to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
2. Interrupt request flag for the interrupt source accepted is cleared to " 0 ".
3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
5. The instruction stored at the entry address of the interrupt service program is executed.


Figure 17-3 Timing chart of Interrupt Acceptance and Interrupt Return Instruction


Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to " 1 " even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to " 1 " by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

## Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the generalpurpose registers.

Example: Register save using push and pop instructions


### 17.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0 .

Each processing step is determined by B-flag as shown in Figure 17-4 .

General-purpose register save/restore using push and pop instructions;


Figure 17-4 Execution of BRK/TCALLO

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.


In this example, the INTO interrupt can be serviced without any pending, even TIMER1 is in progress.
Because of re-setting the interrupt enable registers IENH,IENL and master enable "El" in the TIMER1 routine.

Example: Even though Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

```
TIMER1: PUSH A
        PUSH X
        PUSH Y
        LDM IENH, #80H ; Enable INTO only
        LDM IENL,#O ; Disable other
        EI ; Enable Interrupt
    :
    :
    :
    :
    LDM IENH,#OFFH ; Enable all interrupts
    LDM IENL,#OFOH
    POP Y
    POP X
    POP A
    RETI
```

Figure 17-5 Execution of Multi Interrupt

### 17.4 External Interrupt

The external interrupt on INT0, INT1, INT2 and INT3 pins are edge triggered depending on the edge selection register IEDS (address 0E6H) as shown in Figure 17-6 .

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.


Figure 17-6 External Interrupt Block Diagram


Example: To use as an INT0 and INT2


## Response Time

The INT0, INT1,INT2 and INT3 edge are latched into INT0IF, INT1IF, INT2IF and INT3IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.
shows interrupt response timings.


Figure 17-7 Interrupt Response Timing Diagram

## 18. WATCHDOG TIMER

The purpose of the watchdog timer is to detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition.

The watchdog timer has two types of clock source.
The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the Xin pin. It means that the watchdog timer will run, even if the clock on the Xin pin of the device has been stopped, for example, by entering the STOP mode.
The other type is a prescaled system clock.
The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. When the value of 7 -bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or reset the CPU in accordance with the bit WDTON.

Note: Because the watchdog timer counter is enabled after clearing Basic Interval Timer, after the bit WDTON set to " 1 ", maximum error of timer is depend on prescaler ratio of Basic Interval Timer.

The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.

The RC oscillated watchdog timer is activated by setting the bit RCWDT as shown below.

```
LDM CKCTLR,#3FH ; enable the RC-osc WDT
LDM WDTR,#OFFH ; set the WDT period
STOP ; enter the STOP mode
NOP
NOP ; RC-osc WDT running
```

The RC oscillation period is vary with temperature, $\mathrm{V}_{\mathrm{DD}}$ and process variations from part to part (approximately, $40 \sim 120 \mathrm{uS}$ ). The following equation shows the RC oscillated watchdog timer time-out.

$$
\begin{gathered}
T_{R C W D T}=C L K_{R C} \times 2^{8} \times[W D T R .6 \sim 0]+\left(C L K_{R C} \times 2^{8}\right) / 2 \\
\text { where, } C L K_{R C}=40 \sim 120 u S
\end{gathered}
$$

In addition, this watchdog timer can be used as a simple 7bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below.

$$
T_{W D T}=[W D T R .6 \sim 0] \times \text { Interval of BIT }
$$



Figure 18-1 Block Diagram of Watchdog Timer

## 19. Power Saving Mode

For applications where power consumption is a critical factor, device provides two kinds of power saving functions, STOP mode and Wake-up Timer mode.

The power saving function is activated by execution of

STOP instruction after setting the corresponding status (WAKEUP) of CKCTLR.

Table 19-1 shows the status of each Power Saving Mode.

| Peripheral | STOP | Wake-up Timer |
| :---: | :---: | :---: |
| RAM | Retain | Retain |
| Control Registers | Retain | Retain |
| I/O Ports | Retain | Retain |
| CPU | Stop | Stop |
| Timer0, Timer2 | Stop | Operation |
| Oscillation | Stop | Oscillation |
| Prescaler | Stop | $\div 2048$ only |
| Entering Condition <br> [WAKEUP] | 0 | 1 |
| Release Sources | RESET, RCWDT, INT0~3, |  |
| EC0~1, SPI |  |  |

Table 19-1 Power Saving Mode

### 19.1 Stop Mode

In the Stop mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up.

- The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held.
- The program counter stop the address of the instruction to be executed after the instruction "STOP" which starts the STOP operating mode.

The Stop mode is activated by execution of STOP instruction after clearing the bit WAKEUP of CKCTLR to " 0 ". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

In the Stop mode of operation, $\mathrm{V}_{\mathrm{DD}}$ can be reduced to minimize power consumption. Care must be taken, however, to ensure that $\mathrm{V}_{\mathrm{DD}}$ is not reduced before the Stop mode is invoked, and that $\mathrm{V}_{\mathrm{DD}}$ is restored to its normal operating level, before the Stop mode is terminated.

The reset should not be activated before $\mathrm{V}_{\mathrm{DD}}$ is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

Note: After STOP instruction, at least two or more NOP instruction should be written

| Ex) | LDM | CKCTLR,\#0000_1110B |
| :--- | :--- | :--- |
|  | STOP |  |
|  | NOP |  |
|  | NOP |  |

In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level ( $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ ); however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5 V ), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.

## Release the STOP mode

The exit from STOP mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values. If I-flag $=1$, the normal interrupt response takes place. If I-flag $=0$, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 19-1 )

By reset, exit from Stop mode is shown in Figure 19-3 .When exit from Stop mode by external interrupt, enough oscillation stabilization time is required to normal operation. Figure 19-2 shows the timing diagram. When release the Stop mode, the Basic interval timer is activated on wake-up. It is increased from $00_{\mathrm{H}}$ until $\mathrm{FF}_{\mathrm{H}}$. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20 msec ). This guarantees that oscillator has started and stabilized..


Figure 19-1 STOP Releasing Flow by Interrupts


Figure 19-2 Timing of STOP Mode Release by External Interrupt


Figure 19-3 Timing of STOP Mode Release by RESET

### 19.2 STOP Mode using Internal RCWDT

In the STOP mode using Internal RC-Oscillated Watchdog Timer, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Internal RC-Oscillated Watchdog Timer mode is activated by execution of STOP instruction after setting the bit RCWDT of CKCTLR to " 1 ". ( This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation )

Note: After STOP instruction, at least two or more NOP instruction should be written
Ex) LDM WDTR,\#1111_1111B
LDM CKCTLR,\#0010_1110B STOP
NOP
NOP

Release the STOP mode using internal RCWDT
The exit from STOP mode using Internal RC-Oscillated Watchdog Timer is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both
on-chip RAM and Control registers to retain their values.
If I-flag $=1$, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to " 0 " and the bit WDTE of IENH is set to " 1 ", the device will execute the watchdog timer interrupt service routine.(Figure 19-4 ) However, if the bit WDTON of CKCTLR is set to " 1 ", the device will generate the internal RESET signal and execute the reset processing. (Figure 19-5 )

If I-flag $=0$, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 19-1 )

When exit from STOP mode using Internal RC-Oscillated Watchdog Timer by external interrupt, the oscillation stabilization time is required to normal operation. Figure 194 shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from $00_{\mathrm{H}}$ until $\mathrm{FF}_{\mathrm{H}}$. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20 msec ). This guarantees that oscillator has started and stabilized.

By reset, exit from STOP mode using internal RC-Oscillated Watchdog Timer is shown in Figure 19-5 .


Figure 19-4 STOP Mode Releasing by External Interrupt or WDT Interrupt(using RCWDT)


Figure 19-5 STOP Mode Releasing by RESET(using RCWDT)

### 19.3 Wake-up Timer Mode

In the Wake-up Timer mode, the on-chip oscillator is not stopped. Except the Prescaler(only 2048 devided ratio), Timer0 and Timer2, all functions are stopped, but the onchip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Wake-up Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP of CKCTLR to " 1 ". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

Note: After STOP instruction, at least two or more NOP instruction should be written
Ex) LDM TDR0,\#OFFH LDM TM0,\#0001_1011B
LDM CKCTLR,\#0100_1110B STOP
NOP
NOP

In addition, the clock source of timer0 and timer2 should be selected to 2048 devided ratio. Otherwise, the wake-up function can not work. And the timer0 and timer2 can be operated as 16 -bit timer with timer1 and timer3(refer to timer function). The period of wake-up function is varied by setting the timer data register0, TDR0 or timer data register2, TDR2.

## Release the Wake-up Timer mode

The exit from Wake-up Timer mode is hardware reset, Timer0(Timer2) overflow or external interrupt. Reset redefines all the Control registers but does not change the onchip RAM. External interrupts and Timer0(Timer2) overflow allow both on-chip RAM and Control registers to retain their values.

If I-flag $=1$, the normal interrupt response takes place. If Iflag $=0$, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine.(refer to Figure 19-1 )

When exit from Wake-up Timer mode by external interrupt or timer0(Timer2) overflow, the oscillation stabilizing time is not required to normal operation. Because this mode do not stop the on-chip oscillator shown as Figure 19-6 .


Figure 19-6 Wake-up Timer Mode Releasing by External Interrupt or Timer0(Timer2) Interrupt

### 19.4 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level ( $V_{D D} / V_{S S}$ ); however, when the input level becomes higher than the power voltage level (by approximately 0.3 V ), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.

It should be set properly that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. Be careful that if unspecified voltage, i.e. if uncertain voltage level (not $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ) is applied to input pin, there can be little current (max. 1 mA at around 2 V ) flow.
If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.


Figure 19-7 Application Example of Unused Input Port


Figure 19-8 Application Example of Unused Output Port

## 20. RESET

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, while the oscillator running. After reset, 64 ms (at 4 MHz ) add with 7 oscillator periods are required to start execution as shown in Figure 20-1 .

Internal RAM is not affected by reset. When $\mathrm{V}_{\mathrm{DD}}$ is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before reading or testing it.

Initial state of each register is shown as Table 9-1 .


Figure 20-1 Timing Diagram after RESET

## 21. POWER FAIL PROCESSOR

The GMS81C1404 and GMS81C1408 has an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable (if clear/ programmed) or disable (if set) the Power-fail Detect circuitry. If $\mathrm{V}_{\mathrm{DD}}$ falls below $2.5 \sim 3.5 \mathrm{~V}(2.0 \sim 3.0 \mathrm{~V})$ range for longer than 50 nS , the Power fail situation may reset MCU according to PFS bit of PFDR. And power fail detect level is selectable by mask option. On the other hand, in the OTP, power fail detect level is decided by setting the bit PFDLEVEL of CONFIG register when program the OTP.

As below PFDR register is not implemented on the in-cir-
cuit emulator, user can not experiment with it. Therefore, after final development of user program, this function may be experimented.

Note: Power fail detect level is decided by mask option checking the bit PFDLEVEL of MASK ORDER SHEET (refer to MASK ORDER SHEET)
In the case of OTP, Power fail detect level is decided by setting the bit PFDLEVEL of CONFIG register (refer to Figure 22-1.


Figure 21-1 Power Fail Detector Register


Figure 21-2 Example S/W of RESET by Power fail


Figure 21-3 Power Fail Processor Situations

## 22. OTP PROGRAMMING (GMS87C1404/GMS87C1408 only)

### 22.1 DEVICE CONFIGURATION AREA

The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as security bit.

Ten memory locations ( $0 \mathrm{~F} 50_{\mathrm{H}} \sim 0 \mathrm{FE} 0_{\mathrm{H}}$ ) are designated as

Customer ID recording locations where the user can store check-sum or other customer identification numbers.
This area is not accessible during normal execution but is readable and writable during program / verify.


Configuration Register
CONFIG


0 : PFD Level High (2.5~3.5V)
1 : PFD Level Low (2.0~3.0V)
SECURITY BIT
0 Allow Code Read Out
1 : Prohibit Code Read Out

Figure 22-1 Device Configuration Area


Figure 22-2 Pin Assignment

| Pin No. | User Mode | EPROM MODE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Pin Name | Pin Name | Description |  |  |  |
| 1 | RA4 (AN4) | A_D4 | Address Input Data Input/Output | A12 | A4 | D4 |
| 2 | RA5 (AN5) | A_D5 |  | A13 | A5 | D5 |
| 3 | RA6 (AN6) | A_D6 |  | A14 | A6 | D6 |
| 4 | RA7 (AN7) | A_D7 |  | A15 | A7 | D7 |
| 5 | $V_{\text {DD }}$ | VDD | Connect to $\mathrm{V}_{\mathrm{DD}}(6.0 \mathrm{~V})$ |  |  |  |
| 6 | RB0 (AVref/ANO) | CTLO | Read/Write Control Address/Data Control |  |  |  |
| 7 | RB1 (INT0) | CTL1 |  |  |  |  |
| 8 | RB2 (INT1) | CTL2 |  |  |  |  |
| 9~18 | RB3~7, RC3~6, RD2 | $V_{\text {DD }}$ | Connect to $\mathrm{V}_{\mathrm{DD}}$ (6.0V) |  |  |  |
| 19 | XIN | EPROM Enable | High Active, Latch Address in falling edge |  |  |  |
| 20 | X OUT | NC | No connection |  |  |  |
| 21 | $\overline{\text { RESET }}$ | $V_{\text {PP }}$ | Programming Power (0V, 12.75V) |  |  |  |
| 22 | Vss | $\mathrm{V}_{\text {S }}$ | Connect to $\mathrm{V}_{\text {Ss }}(\mathrm{OV}$ ) |  |  |  |
| 23, 24 | RC0, 1 | $V_{\text {DD }}$ | Connect to $\mathrm{V}_{\mathrm{DD}}(6.0 \mathrm{~V})$ |  |  |  |
| 25 | RAO (EC0) | A_D0 | Address Input Data Input/Output | A8 | A0 | D0 |
| 26 | RA1 (AN1) | A_D1 |  | A9 | A1 | D1 |
| 27 | RA2 (AN2) | A_D2 |  | A10 | A2 | D2 |
| 28 | RA3 (AN3) | A_D3 |  | A11 | A3 | D3 |

Table 22-1 Pin Description in EPROM Mode


Figure 22-3 Timing Diagram in Program (Write \& Verify) Mode


Figure 22-4 Timing Diagram in READ Mode

| Parameter | Symbol | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Programming Supply Current | Ivpp | - | - | 50 | mA |
| Supply Current in EPROM Mode | IVDDP | - | - | 20 | mA |
| $V_{\text {PP }}$ Level during Programming | $\mathrm{V}_{\text {IHP }}$ | 11.5 | 12.0 | 12.5 | V |
| $V_{D D}$ Level in Program Mode | $\mathrm{V}_{\text {DD1H }}$ | 5 | 6 | 6.5 | V |
| $V_{D D}$ Level in Read Mode | $\mathrm{V}_{\text {DD2H }}$ | - | 2.7 | - | V |
| CTL2~0 High Level in EPROM Mode | $\mathrm{V}_{\text {IHC }}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| CTL2~0 Low Level in EPROM Mode | $\mathrm{V}_{\text {ILC }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| A_D7~A_DO High Level in EPROM Mode | $\mathrm{V}_{\text {IHAD }}$ | $0.9 \mathrm{~V}_{\text {DD }}$ | - | - | V |
| A_D7~A_D0 Low Level in EPROM Mode | $\mathrm{V}_{\text {ILAD }}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $V_{\text {DD }}$ Saturation Time | TVDDS | 1 | - | - | mS |
| V PP Setup Time | TVPPR | - | - | 1 | mS |
| $\mathrm{V}_{\text {PP }}$ Saturation Time | TVPPS | 1 | - | - | mS |
| EPROM Enable Setup Time after Data Input | TSET1 |  | 200 |  | nS |
| EPROM Enable Hold Time after T ${ }_{\text {SET } 1}$ | THLD1 |  | 500 |  | nS |
| EPROM Enable Delay Time after THLD1 | TLLY1 |  | 200 |  | nS |
| EPROM Enable Hold Time in Write Mode | THLD2 |  | 100 |  | nS |
| EPROM Enable Delay Time after $\mathrm{T}_{\text {HLD2 }}$ | T ${ }_{\text {DLY2 }}$ |  | 200 |  | nS |
| CTL2,1 Setup Time after Low Address input and Data input | $\mathrm{T}_{\text {CD1 }}$ |  | 100 |  | nS |
| CTL1 Setup Time before Data output in Read and Verify Mode | $\mathrm{T}_{\mathrm{CD} 2}$ |  | 100 |  | nS |

Table 22-2 AC/DC Requirements for Program/Read Mode


Figure 22-5 Programming Flow Chart


Figure 22-6 Reading Flow Chart

## APPENDIX

## A. INSTRUCTION MAP

| HIGH | $\begin{gathered} 00000 \\ 00 \end{gathered}$ | $\begin{gathered} 00001 \\ 01 \end{gathered}$ | $\begin{gathered} 00010 \\ 02 \end{gathered}$ | $\begin{gathered} 00011 \\ 03 \end{gathered}$ | $\begin{gathered} 00100 \\ 04 \end{gathered}$ | $\begin{gathered} 00101 \\ 05 \end{gathered}$ | $\begin{gathered} 00110 \\ 06 \end{gathered}$ | $\begin{gathered} 00111 \\ 07 \end{gathered}$ | $\begin{gathered} 01000 \\ 08 \end{gathered}$ | $\begin{gathered} 01001 \\ 09 \end{gathered}$ | $\begin{gathered} \hline 01010 \\ \text { OA } \end{gathered}$ | $\begin{gathered} 01011 \\ \text { OB } \end{gathered}$ | $\begin{gathered} \hline 01100 \\ \text { OC } \end{gathered}$ | $\begin{gathered} 01101 \\ \text { OD } \end{gathered}$ | $\begin{gathered} 01110 \\ 0 \mathrm{E} \end{gathered}$ | $\begin{gathered} 01111 \\ \text { OF } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | - | $\begin{aligned} & \text { SET1 } \\ & \text { dp.bit } \end{aligned}$ | BBS A.bit,rel | $\begin{gathered} \hline \text { BBS } \\ \text { dp.bit,rel } \end{gathered}$ | ADC \#imm | $\begin{gathered} \text { ADC } \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { ADC } \\ & d p+X \end{aligned}$ | $\begin{aligned} & \hline \text { ADC } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \mathrm{ASL} \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \text { ASL } \\ \mathrm{dp} \end{gathered}$ | $\begin{gathered} \hline \text { TCALL } \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline \text { SETA1 } \\ \text { bit } \end{array}$ | $\begin{aligned} & \hline \text { BIT } \\ & \text { dp } \end{aligned}$ | $\begin{gathered} \hline \mathrm{POP} \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \mathrm{PUSH} \\ \mathrm{~A} \end{gathered}$ | BRK |
| 001 | CLRC |  |  |  | $\begin{aligned} & \text { SBC } \\ & \# \mathrm{imm} \end{aligned}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{dp} \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{dp}+\mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { SBC } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{~A} \end{gathered}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{dp} \end{gathered}$ | $\begin{gathered} \text { TCALL } \\ 2 \end{gathered}$ | $\begin{array}{\|c} \hline \text { CLRA1 } \\ \text { bit } \end{array}$ | $\begin{gathered} \mathrm{COM} \\ \mathrm{dp} \end{gathered}$ | $\begin{gathered} \mathrm{POP} \\ \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { PUSH } \\ \mathrm{X} \end{gathered}$ | BRA rel |
| 010 | CLRG |  |  |  | $\begin{aligned} & \text { CMP } \\ & \text { \#imm } \end{aligned}$ | $\begin{gathered} \text { CMP } \\ \text { dp } \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & d p+X \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { !abs } \end{aligned}$ | $\underset{\mathrm{A}}{\mathrm{LSR}}$ | $\begin{aligned} & \text { LSR } \\ & \mathrm{dp} \end{aligned}$ | $\begin{array}{\|c} \hline \text { TCALL } \\ 4 \end{array}$ | NOT1 M.bit | $\begin{aligned} & \text { TST } \\ & \text { dp } \end{aligned}$ | $\begin{aligned} & \mathrm{POP} \\ & \mathrm{Y} \end{aligned}$ | $\underset{\mathrm{Y}}{\mathrm{PUSH}}$ | PCALL Upage |
| 011 | DI |  |  |  | $\begin{gathered} \mathrm{OR} \\ \# \mathrm{imm} \end{gathered}$ | $\begin{aligned} & \text { OR } \\ & \text { dp } \end{aligned}$ | $\begin{gathered} \text { OR } \\ d p+X \end{gathered}$ | $\begin{aligned} & \text { OR } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { ROR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { ROR } \\ & \mathrm{dp} \end{aligned}$ | $\begin{gathered} \hline \text { TCALL } \\ 6 \end{gathered}$ | $\begin{gathered} \text { OR1 } \\ \text { OR1B } \end{gathered}$ | $\begin{aligned} & \mathrm{CMPX} \\ & \mathrm{dp} \end{aligned}$ | $\begin{aligned} & \text { POP } \\ & \text { PSW } \end{aligned}$ | $\begin{aligned} & \hline \text { PUSH } \\ & \text { PSW } \end{aligned}$ | RET |
| 100 | CLRV |  |  |  | AND \#imm | $\begin{gathered} \text { AND } \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & d p+X \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { INC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \mathrm{dp} \end{aligned}$ | $\begin{gathered} \hline \text { TCALL } \\ 8 \end{gathered}$ | AND1 AND1B | $\begin{gathered} \mathrm{CMPY} \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { CBNE } \\ & \mathrm{dp}+\mathrm{X} \end{aligned}$ | TXSP | $\begin{gathered} \text { INC } \\ \text { X } \end{gathered}$ |
| 101 | SETC |  |  |  | $\begin{aligned} & \text { EOR } \\ & \text { \#imm } \end{aligned}$ | $\underset{\mathrm{dp}}{\mathrm{EOR}}$ | $\begin{aligned} & \text { EOR } \\ & \mathrm{dp}+\mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { EOR } \\ & \text { labs } \end{aligned}$ | $\underset{\mathrm{A}}{\mathrm{DEC}}$ | $\begin{gathered} \text { DEC } \\ \mathrm{dp} \end{gathered}$ | $\begin{gathered} \hline \text { TCALL } \\ 10 \end{gathered}$ | EOR1 EOR1B | $\begin{gathered} \text { DBNE } \\ \text { dp } \end{gathered}$ | $\begin{aligned} & \text { XMA } \\ & \mathrm{do}+\mathrm{X} \end{aligned}$ | TSPX | $\begin{gathered} \text { DEC } \\ \mathrm{X} \end{gathered}$ |
| 110 | SETG |  |  |  | LDA \#imm | $\begin{gathered} \text { LDA } \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { LDA } \\ & d p+X \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { !abs } \end{aligned}$ | TXA | $\begin{aligned} & \text { LDY } \\ & \mathrm{dp} \end{aligned}$ | $\begin{gathered} \hline \text { TCALL } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LDC } \\ & \text { LDCB } \end{aligned}$ | $\begin{gathered} \text { LDX } \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { LDX } \\ & d p+Y \end{aligned}$ | XCN | DAS |
| 111 | El |  |  |  | LDM dp,\#imm | $\begin{aligned} & \hline \text { STA } \\ & \text { dp } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & d p+X \end{aligned}$ | STA <br> !abs | TAX | $\begin{gathered} \text { STY } \\ d p \end{gathered}$ | $\begin{array}{\|c} \hline \text { TCALL } \\ 14 \end{array}$ | STC <br> M.bit | $\begin{gathered} \text { STX } \\ d p \end{gathered}$ | $\begin{gathered} \text { STX } \\ d p+Y \end{gathered}$ | XAX | STOP |


| LOW | $\begin{gathered} 10000 \\ 10 \end{gathered}$ | $\begin{gathered} 10001 \\ 11 \end{gathered}$ | $\begin{gathered} 10010 \\ 12 \end{gathered}$ | $\begin{gathered} 10011 \\ 13 \end{gathered}$ | $\begin{gathered} 10100 \\ 14 \end{gathered}$ | $\begin{gathered} 10101 \\ 15 \end{gathered}$ | $\begin{gathered} 10110 \\ 16 \end{gathered}$ | $\begin{gathered} 10111 \\ 17 \end{gathered}$ | $\begin{gathered} 11000 \\ 18 \end{gathered}$ | $\begin{gathered} 11001 \\ 19 \end{gathered}$ | $\begin{gathered} 11010 \\ 1 \mathrm{~A} \end{gathered}$ | $\begin{gathered} 11011 \\ 1 B \end{gathered}$ | $\begin{gathered} 11100 \\ 1 \mathrm{C} \end{gathered}$ | $\begin{gathered} 11101 \\ 1 \mathrm{D} \end{gathered}$ | $\begin{gathered} 11110 \\ 1 \mathrm{E} \end{gathered}$ | $\begin{gathered} 11111 \\ 1 \mathrm{~F} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | BPL rel | $\begin{aligned} & \text { CLR1 } \\ & \text { dp.bit } \end{aligned}$ | $\underset{\text { A.bit,rel }}{\text { BBC }}$ | $\begin{gathered} \mathrm{BBC} \\ \text { dp.bit,rel } \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \{X\} \\ \hline \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \text { !abs }+ \text { Y } \end{gathered}$ | $\begin{gathered} \mathrm{ADC} \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \text { ADC } \\ {[d p]+Y} \end{gathered}$ | ASL !abs | $\begin{gathered} \mathrm{ASL} \\ \mathrm{dp}+\mathrm{X} \end{gathered}$ | $\begin{gathered} \text { TCALL } \\ 1 \end{gathered}$ | $\begin{aligned} & \text { JMP } \\ & \text { !abs } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { !abs } \end{aligned}$ | $\begin{aligned} & \text { ADDW } \\ & \mathrm{dp} \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { \#imm } \end{aligned}$ | $\begin{aligned} & \mathrm{JMP} \\ & \text { [!abs] } \end{aligned}$ |
| 001 | BVC rel |  |  |  | $\begin{gathered} \mathrm{SBC} \\ \{\mathrm{X}\} \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { !abs }+\mathrm{Y} \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ {[\mathrm{dp}]+\mathrm{Y}} \end{gathered}$ | ROL !abs | $\begin{aligned} & \mathrm{ROL} \\ & \mathrm{dp}+\mathrm{X} \end{aligned}$ | $\begin{gathered} \hline \text { TCALL } \\ 3 \end{gathered}$ | CALL !abs | TEST !abs | $\begin{aligned} & \text { SUBW } \\ & \text { dp } \end{aligned}$ | LDY \#imm | $\begin{aligned} & \hline \text { JMP } \\ & \text { [dp] } \end{aligned}$ |
| 010 | $\underset{\substack{\mathrm{BCl} \\ \text { rel }}}{ }$ |  |  |  | $\begin{gathered} \text { CMP } \\ \{X\} \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { !abs }+ \text { Y } \end{gathered}$ | $\begin{gathered} \text { CMP } \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \text { CMP } \\ {[\mathrm{dp}]+\mathrm{Y}} \end{gathered}$ | $\begin{aligned} & \text { LSR } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { LSR } \\ \mathrm{dp}+\mathrm{X} \end{gathered}$ | $\begin{gathered} \text { TCALL } \\ 5 \end{gathered}$ | MUL | TCLR1 !abs | CMPW dp | CMPX \#imm | $\begin{gathered} \text { CALL } \\ \text { [dp] } \end{gathered}$ |
| 011 | BNE rel |  |  |  | $\begin{aligned} & \hline \mathrm{OR} \\ & \{\mathrm{X}\} \end{aligned}$ | $\begin{gathered} \mathrm{OR} \\ \text { !abs }+\mathrm{Y} \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ {[\mathrm{dp}]+\mathrm{Y}} \end{gathered}$ | ROR !abs | $\begin{aligned} & \hline \mathrm{ROR} \\ & \mathrm{dp}+\mathrm{X} \end{aligned}$ | $\begin{gathered} \hline \text { TCALL } \\ 7 \end{gathered}$ | $\begin{gathered} \text { DBNE } \\ Y \end{gathered}$ | $\begin{gathered} \hline \text { CMPX } \\ \text { !abs } \end{gathered}$ | LDYA dp | CMPY \#imm | RETI |
| 100 | BMI rel |  |  |  | $\begin{gathered} \text { AND } \\ \{X\} \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { !abs }+Y \end{gathered}$ | $\begin{gathered} \text { AND } \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \text { AND } \\ {[d p]+Y} \end{gathered}$ | $\begin{aligned} & \hline \text { INC } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { INC } \\ \mathrm{dp}+\mathrm{X} \end{gathered}$ | $\begin{gathered} \text { TCALL } \\ 9 \end{gathered}$ | DIV | CMPY labs | INCW $\mathrm{dp}$ | $\begin{aligned} & \text { INC } \\ & Y \end{aligned}$ | TAY |
| 101 | BVS rel |  |  |  | $\begin{gathered} \mathrm{EOR} \\ \{X\} \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \text { !abs }+ \text { Y } \end{gathered}$ | $\begin{gathered} \text { EOR } \\ {[\mathrm{dp}+X]} \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ {[\mathrm{dp}]+Y} \end{gathered}$ | $\begin{aligned} & \text { DEC } \\ & \text { !abs } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \mathrm{dp}+\mathrm{X} \end{aligned}$ | $\begin{gathered} \text { TCALL } \\ 11 \end{gathered}$ | $\begin{gathered} \mathrm{XMA} \\ \{X\} \end{gathered}$ | $\begin{gathered} \text { XMA } \\ \mathrm{dp} \end{gathered}$ | $\begin{aligned} & \text { DECW } \\ & \mathrm{dp} \end{aligned}$ | $\begin{gathered} \mathrm{DEC} \\ \mathrm{Y} \end{gathered}$ | TYA |
| 110 | $\begin{gathered} \mathrm{BCS} \\ \text { rel } \end{gathered}$ |  |  |  | $\begin{gathered} \text { LDA } \\ \{X\} \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { !abs }+ \text { Y } \end{gathered}$ | $\begin{gathered} \text { LDA } \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ {[\mathrm{dp]}+\mathrm{Y}} \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { LDY } \\ \mathrm{dp}+\mathrm{X} \end{gathered}$ | $\begin{gathered} \hline \text { TCALL } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LDA } \\ & \{\mathrm{X}\}+ \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { !abs } \end{aligned}$ | STYA | XAY | DAA |
| 111 | $\underset{\text { rel }}{\mathrm{BEQ}}$ |  |  |  | $\begin{aligned} & \text { STA } \\ & \{X\} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { STA } \\ \text { !abs }+ \text { Y } \end{gathered}$ | $\begin{gathered} \text { STA } \\ {[\mathrm{dp}+\mathrm{X}]} \end{gathered}$ | $\begin{gathered} \text { STA } \\ {[\mathrm{dp}]+\mathrm{Y}} \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { STY } \\ d p+X \end{gathered}$ | $\begin{gathered} \text { TCALL } \\ 15 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { STA } \\ & \{X\}+ \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { !abs } \end{aligned}$ | $\begin{gathered} \text { CBNE } \\ \text { dp } \end{gathered}$ | XYX | NOP |

## B. INSTRUCTION SET

## 1. ARITHMETIC/ LOGIC OPERATION

| NO. | MNEMONIC | $\left\|\begin{array}{c} \text { OP } \\ \text { CODE } \end{array}\right\|$ | $\begin{array}{\|c} \hline \text { BYTE } \\ \text { NO } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{array}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ADC \#imm | 04 | 2 | 2 | Add with carry.$A \leftarrow(A)+(M)+C$ | NV--H-ZC |
| 2 | ADC dp | 05 | 2 | 3 |  |  |
| 3 | ADC dp + X | 06 | 2 | 4 |  |  |
| 4 | ADC !abs | 07 | 3 | 4 |  |  |
| 5 | ADC !abs + Y | 15 | 3 | 5 |  |  |
| 6 | ADC [ $\mathrm{dp}+\mathrm{X}$ ] | 16 | 2 | 6 |  |  |
| 7 | ADC [ dp$]+\mathrm{Y}$ | 17 | 2 | 6 |  |  |
| 8 | ADC $\{\mathrm{X}$ \} | 14 | 1 | 3 |  |  |
| 9 | AND \#imm | 84 | 2 | 2 | $\begin{aligned} & \text { Logical AND } \\ & \qquad A \leftarrow(A) \wedge(M) \end{aligned}$ | N-----Z- |
| 10 | AND dp | 85 | 2 | 3 |  |  |
| 11 | AND dp + X | 86 | 2 | 4 |  |  |
| 12 | AND !abs | 87 | 3 | 4 |  |  |
| 13 | AND !abs + Y | 95 | 3 | 5 |  |  |
| 14 | AND [ $\mathrm{dp}+\mathrm{X}]$ | 96 | 2 | 6 |  |  |
| 15 | AND [ dp$]+\mathrm{Y}$ | 97 | 2 | 6 |  |  |
| 16 | AND $\{\mathrm{X}$ \} | 94 | 1 | 3 |  |  |
| 17 | ASL A | 08 | 1 | 2 | Arithmetic shift left | N-----ZC |
| 18 | ASL dp | 09 | 2 | 4 |  |  |
| 19 | ASL dp + X | 19 | 2 | 5 |  |  |
| 20 | ASL !abs | 18 | 3 | 5 |  |  |
| 21 | CMP \#imm | 44 | 2 | 2 | Compare accumulator contents with memory contents <br> (A) - (M) | N-----ZC |
| 22 | CMP dp | 45 | 2 | 3 |  |  |
| 23 | CMP dp + X | 46 | 2 | 4 |  |  |
| 24 | CMP !abs | 47 | 3 | 4 |  |  |
| 25 | CMP !abs + Y | 55 | 3 | 5 |  |  |
| 26 | CMP [ $\mathrm{dp}+\mathrm{X}$ ] | 56 | 2 | 6 |  |  |
| 27 | CMP [dp]+Y | 57 | 2 | 6 |  |  |
| 28 | CMP $\{\mathrm{X}$ \} | 54 | 1 | 3 |  |  |
| 29 | CMPX \#imm | 5E | 2 | 2 | Compare X contents with memory contents$(X)-(M)$ | N-----ZC |
| 30 | CMPX dp | 6C | 2 | 3 |  |  |
| 31 | CMPX !abs | 7 C | 3 | 4 |  |  |
| 32 | CMPY \#imm | 7E | 2 | 2 | Compare Y contents with memory contents$(Y)-(M)$ | N-----ZC |
| 33 | CMPY dp | 8C | 2 | 3 |  |  |
| 34 | CMPY labs | 9C | 3 | 4 |  |  |
| 35 | COM dp | 2C | 2 | 4 | 1'S Complement : ( dp ) ¢ ~ ( dp ) | N-----Z- |
| 36 | DAA | DF | 1 | 3 | Decimal adjust for addition | N-----ZC |
| 37 | DAS | CF | 1 | 3 | Decimal adjust for subtraction | N-----ZC |
| 38 | DEC A | A8 | 1 | 2 | Decrement$M \leftarrow(M)-1$ | N-----Z- |
| 39 | DEC dp | A9 | 2 | 4 |  |  |
| 40 | DEC dp + X | B9 | 2 | 5 |  | N-----Z- |
| 41 | DEC !abs | B8 | 3 | 5 |  |  |
| 42 | DEC X | AF | 1 | 2 |  |  |
| 43 | DEC Y | BE | 1 | 2 |  |  |
| 44 | DIV | 9B | 1 | 12 | Divide : YA / X Q: A, R: Y | NV--H-Z- |


| NO. | MNEMONIC | $\begin{array}{\|c\|} \hline \text { OP } \\ \text { CODE } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { BYTE } \\ \text { NO } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 45 | EOR \#imm | A4 | 2 | 2 | Exclusive OR$A \leftarrow(A) \oplus(M)$ | N-----Z- |
| 46 | EOR dp | A5 | 2 | 3 |  |  |
| 47 | EOR dp + X | A6 | 2 | 4 |  |  |
| 48 | EOR !abs | A7 | 3 | 4 |  |  |
| 49 | EOR !abs + Y | B5 | 3 | 5 |  |  |
| 50 | EOR [ $d p+X$ ] | B6 | 2 | 6 |  |  |
| 51 | EOR [dp]+Y | B7 | 2 | 6 |  |  |
| 52 | EOR $\{\mathrm{X}$ \} | B4 | 1 | 3 |  |  |
| 53 | INC A | 88 | 1 | 2 | Increment$M \leftarrow(M)+1$ | $\begin{aligned} & \mathrm{N}-----\mathrm{Z}- \\ & \mathrm{N}-----\mathrm{Z}- \end{aligned}$ |
| 54 | INC dp | 89 | 2 | 4 |  |  |
| 55 | INC dp + X | 99 | 2 | 5 |  |  |
| 56 | INC !abs | 98 | 3 | 5 |  |  |
| 57 | INC X | 8F | 1 | 2 |  |  |
| 58 | INC Y | 9E | 1 | 2 |  |  |
| 59 | LSR A | 48 | 1 | 2 | Logical shift right7       <br> 7 5 4     | N-----ZC |
| 60 | LSR dp | 49 | 2 | 4 |  |  |
| 61 | LSR dp + X | 59 | 2 | 5 |  |  |
| 62 | LSR !abs | 58 | 3 | 5 |  |  |
| 63 | MUL | 5B | 1 | 9 | Multiply : $\mathrm{YA} \leftarrow \mathrm{Y} \times \mathrm{A}$ | N-----Z- |
| 64 | OR \#imm | 64 | 2 | 2 | Logical OR$A \leftarrow(A) \vee(M)$ | N-----Z- |
| 65 | OR dp | 65 | 2 | 3 |  |  |
| 66 | OR dp + X | 66 | 2 | 4 |  |  |
| 67 | OR !abs | 67 | 3 | 4 |  |  |
| 68 | OR !abs + Y | 75 | 3 | 5 |  |  |
| 69 | OR [ $d p+X$ ] | 76 | 2 | 6 |  |  |
| 70 | OR [dp]+Y | 77 | 2 | 6 |  |  |
| 71 | OR $\{\mathrm{X}$ \} | 74 | 1 | 3 |  |  |
| 72 | ROL A | 28 | 1 | 2 | Rotate left through carry | N-----ZC |
| 73 | ROL dp | 29 | 2 | 4 | $\begin{array}{llllllllllll}C & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ |  |
| 74 | ROL dp + X | 39 | 2 | 5 | - $\lll \lll \ll$ |  |
| 75 | ROL !abs | 38 | 3 | 5 |  |  |
| 76 | ROR A | 68 | 1 | 2 | Rotate right through carry | N-----ZC |
| 77 | ROR dp | 69 | 2 | 4 | $\begin{array}{lllllllll} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & \\ \hline \end{array}$ |  |
| 78 | ROR dp + X | 79 | 2 | 5 | $\rightarrow \rightarrow \rightarrow>\rightarrow>$ |  |
| 79 | ROR !abs | 78 | 3 | 5 |  |  |
| 80 | SBC \#imm | 24 | 2 | 2 | Subtract with carry$A \leftarrow(A)-(M)-\sim(C)$ | NV--HZC |
| 81 | SBC dp | 25 | 2 | 3 |  |  |
| 82 | SBC dp + X | 26 | 2 | 4 |  |  |
| 83 | SBC !abs | 27 | 3 | 4 |  |  |
| 84 | SBC !abs + Y | 35 | 3 | 5 |  |  |
| 85 | SBC [ $d p+X$ ] | 36 | 2 | 6 |  |  |
| 86 | SBC [dp]+Y | 37 | 2 | 6 |  |  |
| 87 | SBC $\{\mathrm{X}$ \} | 34 | 1 | 3 |  |  |
| 88 | TST dp | 4 C | 2 | 3 | Test memory contents for negative or zero $(\mathrm{dp})-00_{\mathrm{H}}$ | N-----Z- |
| 89 | XCN | CE | 1 | 5 | Exchange nibbles within the accumulator $A_{7} \sim A_{4} \leftrightarrow A_{3} \sim A_{0}$ | N-----Z- |

## 2. REGISTER / MEMORY OPERATION

| NO. | MNEMONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | $\begin{gathered} \text { BYTE } \\ \text { NO } \end{gathered}$ | $\begin{gathered} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | LDA \#imm | C4 | 2 | 2 | Load accumulator$A \leftarrow(M)$ | N-----Z- |
| 2 | LDA dp | C5 | 2 | 3 |  |  |
| 3 | LDA dp + X | C6 | 2 | 4 |  |  |
| 4 | LDA !abs | C7 | 3 | 4 |  |  |
| 5 | LDA !abs + Y | D5 | 3 | 5 |  |  |
| 6 | LDA [ $\mathrm{dp}+\mathrm{X}$ ] | D6 | 2 | 6 |  |  |
| 7 | LDA [ dp ] + Y | D7 | 2 | 6 |  |  |
| 8 | LDA $\{\mathrm{X}$ \} | D4 | 1 | 3 |  |  |
| 9 | LDA $\{\mathrm{X}\}+$ | DB | 1 | 4 | X-register auto-increment : $\mathrm{A} \leftarrow(\mathrm{M}), \mathrm{X} \leftarrow \mathrm{X}+1$ |  |
| 10 | LDM dp,\#imm | E4 | 3 | 5 | Load memory with immediate data : ( M$) \leftarrow$ imm | ------- |
| 11 | LDX \#imm | 1E | 2 | 2 | Load X-register$X \leftarrow(M)$ | N-----Z- |
| 12 | LDX dp | CC | 2 | 3 |  |  |
| 13 | LDX dp + Y | CD | 2 | 4 |  |  |
| 14 | LDX !abs | DC | 3 | 4 |  |  |
| 15 | LDY \#imm | 3E | 2 | 2 | Load Y-register$Y \leftarrow(M)$ | N-----Z- |
| 16 | LDY dp | C9 | 2 | 3 |  |  |
| 17 | LDY dp + X | D9 | 2 | 4 |  |  |
| 18 | LDY labs | D8 | 3 | 4 |  |  |
| 19 | STA dp | E5 | 2 | 4 | Store accumulator contents in memory$(\mathrm{M}) \leftarrow \mathrm{A}$ | -------- |
| 20 | STA dp + X | E6 | 2 | 5 |  |  |
| 21 | STA !abs | E7 | 3 | 5 |  |  |
| 22 | STA !abs + Y | F5 | 3 | 6 |  |  |
| 23 | STA [ dp + X ] | F6 | 2 | 7 |  |  |
| 24 | STA [ dp ] + Y | F7 | 2 | 7 |  |  |
| 25 | STA $\{X\}$ | F4 | 1 | 4 |  |  |
| 26 | STA $\{\mathrm{X}\}+$ | FB | 1 | 4 | X- register auto-increment : $(\mathrm{M}) \leftarrow \mathrm{A}, \mathrm{X} \leftarrow \mathrm{X}+1$ |  |
| 27 | STX dp | EC | 2 | 4 | Store X-register contents in memory$(M) \leftarrow X$ | --------- |
| 28 | STX dp + Y | ED | 2 | 5 |  |  |
| 29 | STX !abs | FC | 3 | 5 |  |  |
| 30 | STY dp | E9 | 2 | 4 | Store Y-register contents in memory$(M) \leftarrow Y$ | -------- |
| 31 | STY dp + X | F9 | 2 | 5 |  |  |
| 32 | STY !abs | F8 | 3 | 5 |  |  |
| 33 | TAX | E8 | 1 | 2 | Transfer accumulator contents to X -register : $\mathrm{X} \leftarrow \mathrm{A}$ | N-----Z- |
| 34 | TAY | 9F | 1 | 2 | Transfer accumulator contents to Y -register : $\mathrm{Y} \leftarrow \mathrm{A}$ | N-----Z- |
| 35 | TSPX | AE | 1 | 2 | Transfer stack-pointer contents to X -register : $\mathrm{X} \leftarrow \mathrm{sp}$ | N-----Z- |
| 36 | TXA | C8 | 1 | 2 | Transfer X-register contents to accumulator: $\mathrm{A} \leftarrow \mathrm{X}$ | N-----Z- |
| 37 | TXSP | 8E | 1 | 2 | Transfer X -register contents to stack-pointer: $\mathrm{sp} \leftarrow \mathrm{X}$ | N-----Z- |
| 38 | TYA | BF | 1 | 2 | Transfer Y-register contents to accumulator: $\mathrm{A} \leftarrow \mathrm{Y}$ | N-----Z- |
| 39 | XAX | EE | 1 | 4 | Exchange X-register contents with accumulator : $\mathrm{X} \leftrightarrow \mathrm{A}$ | - |
| 40 | XAY | DE | 1 | 4 | Exchange Y-register contents with accumulator : $\mathrm{Y} \leftrightarrow \mathrm{A}$ | --------- |
| 41 | XMA dp | BC | 2 | 5 | Exchange memory contents with accumulator$(M) \leftrightarrow A$ | N-----Z- |
| 42 | XMA dp+X | AD | 2 | 6 |  |  |
| 43 | XMA $\{\mathrm{X}\}$ | BB | 1 | 5 |  |  |
| 44 | XYX | FE | 1 | 4 | Exchange X-register contents with Y-register : $\mathrm{X} \leftrightarrow \mathrm{Y}$ | -------- |

GMS81C1404/GMS81C1408

## 3. 16-BIT OPERATION

| NO. | MNEMONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | $\begin{gathered} \hline \text { BYTE } \\ \text { NO } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ADDW dp | 1D | 2 | 5 | 16-Bits add without carry $Y A \leftarrow(Y A)+(d p+1)(d p)$ | NV--H-ZC |
| 2 | CMPW dp | 5D | 2 | 4 | Compare YA contents with memory pair contents : $(Y A)-(d p+1)(d p)$ | N-----ZC |
| 3 | DECW dp | BD | 2 | 6 | $\begin{aligned} & \text { Decrement memory pair } \\ & (d p+1)(d p) \leftarrow(d p+1)(d p)-1 \end{aligned}$ | N-----Z- |
| 4 | INCW dp | 9D | 2 | 6 | Increment memory pair $(d p+1)(d p) \leftarrow(d p+1)(d p)+1$ | N-----Z- |
| 5 | LDYA dp | 7D | 2 | 5 | $\begin{aligned} & \text { Load YA } \\ & \text { YA } \leftarrow(\mathrm{dp}+1)(\mathrm{dp}) \end{aligned}$ | N-----Z- |
| 6 | STYA dp | DD | 2 | 5 | $\begin{aligned} & \text { Store YA } \\ & (\mathrm{dp}+1)(\mathrm{dp}) \leftarrow \mathrm{YA} \end{aligned}$ | ------- |
| 7 | SUBW dp | 3D | 2 | 5 | 16-Bits substact without carry $Y A \leftarrow(Y A)-(d p+1)(d p)$ | NV--H-ZC |

## 4. BIT MANIPULATION

| NO. | MNEMONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | $\begin{gathered} \text { BYTE } \\ \text { NO } \end{gathered}$ | $\begin{gathered} \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | AND1 M.bit | 8B | 3 | 4 | Bit AND C-flag : C ¢ ( C$) \wedge$ ( M .bit ) | -------C |
| 2 | AND1B M.bit | 8B | 3 | 4 | Bit AND C-flag and NOT : $\mathrm{C} \leftarrow(\mathrm{C}) \wedge \sim(\mathrm{M}$. bit ) | --------C |
| 3 | BIT dp | 0C | 2 | 4 | Bit test A with memory : | MM----Z- |
| 4 | BIT !abs | 1 C | 3 | 5 | $\mathrm{Z} \leftarrow(\mathrm{A}) \wedge(\mathrm{M}), \mathrm{N} \leftarrow\left(\mathrm{M}_{7}\right), \mathrm{V} \leftarrow\left(\mathrm{M}_{6}\right)$ |  |
| 5 | CLR1 dp.bit | y1 | 2 | 4 | Clear bit : ( M.bit ) $\leftarrow$ "0" | --------- |
| 6 | CLRA1 A.bit | 2B | 2 | 2 | Clear A bit : ( A.bit ) $\leftarrow$ "0" | --------- |
| 7 | CLRC | 20 | 1 | 2 | Clear C-flag : $\mathrm{C} \leftarrow$ "0" | -------0 |
| 8 | CLRG | 40 | 1 | 2 | Clear G-flag : G ヶ "0" | --0----- |
| 9 | CLRV | 80 | 1 | 2 | Clear V-flag : V ¢ "0" | -0--0--- |
| 10 | EOR1 M.bit | AB | 3 | 5 | Bit exclusive-OR C-flag : $\mathrm{C} \leftarrow(\mathrm{C}) \oplus(\mathrm{M}$. bit ) | -------- |
| 11 | EOR1B M.bit | AB | 3 | 5 | Bit exclusive-OR C-flag and NOT : $\mathrm{C} \leftarrow(\mathrm{C} \mathrm{)} \oplus \sim(\mathrm{M}$. bit) | --------C |
| 12 | LDC M.bit | CB | 3 | 4 | Load C-flag : $\mathrm{C} \leftarrow$ ( M .bit) | -------C |
| 13 | LDCB M.bit | CB | 3 | 4 | Load C-flag with NOT : C ¢ ~ ( M . bit ) | ------- |
| 14 | NOT1 M.bit | 4B | 3 | 5 | Bit complement : ( M .bit ) ¢ ( M . bit ) | -------- |
| 15 | OR1 M.bit | 6B | 3 | 5 | Bit OR C-flag : $\mathrm{C} \leftarrow(\mathrm{C}) \vee$ ( M . bit ) | -------C |
| 16 | OR1B M.bit | 6B | 3 | 5 | Bit OR C-flag and NOT : C ¢ ( C$) \vee \sim(\mathrm{M}$. bit ) | ------- |
| 17 | SET1 dp.bit | x1 | 2 | 4 | Set bit : ( M.bit ) ¢ "1" | --------- |
| 18 | SETA1 A.bit | 0B | 2 | 2 | Set A bit : ( A.bit ) $\leftarrow$ "1" | -------- |
| 19 | SETC | A0 | 1 | 2 | Set C-flag : $\mathrm{C} \leftarrow$ "1" | --------1 |
| 20 | SETG | C0 | 1 | 2 | Set G-flag : G ¢ "1" | --1----- |
| 21 | STC M.bit | EB | 3 | 6 | Store C-flag : ( M .bit ) ¢ C | - |
| 22 | TCLR1 !abs | 5C | 3 | 6 | Test and clear bits with A : $A-(M), \quad(M) \leftarrow(M) \wedge \sim(A)$ | N-----Z- |
| 23 | TSET1 !abs | 3C | 3 | 6 | Test and set bits with A : $A-(M), \quad(M) \leftarrow(M) \vee(A)$ | N-----Z- |

## 5. BRANCH / JUMP OPERATION

| NO. | MNEMONIC | $\begin{array}{\|c\|} \hline \text { OP } \\ \text { CODE } \end{array}$ | $\begin{gathered} \hline \text { BYTE } \\ \text { NO } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | BBC A.bit,rel | y2 | 2 | 4/6 | Branch if bit clear | -------- |
| 2 | BBC dp.bit,rel | y3 | 3 | 5/7 | if ( bit ) $=0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 3 | BBS A.bit,rel | x2 | 2 | 4/6 | Branch if bit set : | -------- |
| 4 | BBS dp.bit,rel | x3 | 3 | 5/7 | if ( bit $)=1$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 5 | BCC rel | 50 | 2 | 2/4 | Branch if carry bit clear if $(C)=0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 6 | BCS rel | D0 | 2 | 2/4 | Branch if carry bit set <br> if $(\mathrm{C})=1$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 7 | BEQ rel | F0 | 2 | 2/4 | Branch if equal if $(Z)=1$, then $p c \leftarrow(p c)+$ rel |  |
| 8 | BMI rel | 90 | 2 | 2/4 | Branch if minus if $(N)=1$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+\mathrm{rel}$ |  |
| 9 | BNE rel | 70 | 2 | 2/4 | Branch if not equal if $(Z)=0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 10 | BPL rel | 10 | 2 | 2/4 | Branch if minus if $(N)=0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel |  |
| 11 | BRA rel | 2F | 2 | 4 | Branch always $\mathrm{pc} \leftarrow(\mathrm{pc})+\mathrm{rel}$ |  |
| 12 | BVC rel | 30 | 2 | 2/4 | Branch if overflow bit clear if $(\mathrm{V})=0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+\mathrm{rel}$ |  |
| 13 | BVS rel | B0 | 2 | 2/4 | Branch if overflow bit set if $(\mathrm{V})=1$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+\mathrm{rel}$ |  |
| 14 | CALL !abs | 3B | 3 | 8 | Subroutine call |  |
| 15 | CALL [dp] | 5F | 2 | 8 | $M(s p) \leftarrow\left(p c_{H}\right), s p \leftarrow s p-1, M(s p) \leftarrow\left(p c_{L}\right), s p \leftarrow s p-1$, if labs, $\mathrm{pc} \leftarrow \mathrm{abs}$; if [dp], $\mathrm{pc} L \leftarrow(\mathrm{dp}), \mathrm{pc} H \leftarrow(\mathrm{dp}+1)$ |  |
| 16 | CBNE dp,rel | FD | 3 | 5/7 | Compare and branch if not equal : | ------- |
| 17 | CBNE dp+X,rel | 8D | 3 | 6/8 | if $(A) \neq(M)$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel. |  |
| 18 | DBNE dp,rel | AC | 3 | 5/7 | Decrement and branch if not equal : | -------- |
| 19 | DBNE Y,rel | 7B | 2 | 4/6 | if $(M) \neq 0$, then $\mathrm{pc} \leftarrow(\mathrm{pc})+$ rel. |  |
| 20 | JMP !abs | 1B | 3 | 3 | Unconditional jump |  |
| 21 | JMP [!abs] | 1F | 3 | 5 | $\mathrm{pc} \leftarrow$ jump address | ------ |
| 22 | JMP [dp] | 3F | 2 | 4 |  |  |
| 23 | PCALL upage | 4F | 2 | 6 | U-page call $M(s p) \leftarrow\left(p c_{H}\right), s p \leftarrow s p-1, M(s p) \leftarrow\left(p c_{L}\right)$, <br> $\mathrm{sp} \leftarrow \mathrm{sp}-1, \mathrm{p} c_{L} \leftarrow$ ( upage ) , $\mathrm{pc} \mathrm{c}_{\mathrm{H}} \leftarrow{ }^{\circ} 0 \mathrm{FF} \mathrm{F}_{\mathrm{H}}$ ". | ------ |
| 24 | TCALL n | nA | 1 | 8 | ```Table call : (sp) \leftarrow( pcн ), sp \leftarrowsp-1, M(sp)}\leftarrow(p\mp@subsup{c}{L}{}),sp\leftarrowsp-1 pcL}\leftarrow(\mathrm{ Table vector L), pc}\mp@subsup{\textrm{H}}{\textrm{H}}{}\leftarrow(\mathrm{ (Table vector H)``` | -------- |

## 6. CONTROL OPERATION \& etc.

| NO. | MNEMONIC | $\begin{gathered} \hline \text { OP } \\ \text { CODE } \end{gathered}$ | $\begin{gathered} \hline \text { BYTE } \\ \text { NO } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CYCLE } \\ \mathrm{NO} \\ \hline \end{gathered}$ | OPERATION | FLAG <br> NVGBHIZC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | BRK | 0F | 1 | 8 | $\begin{aligned} & \text { Software interrupt }: B \leftarrow " 1 ", M(s p) \leftarrow\left(p c_{H}\right), s p \leftarrow s p-1, \\ & M(s) \leftarrow\left(p c_{L}\right), s p \leftarrow s p-1, M(s p) \leftarrow(P S W), s p \leftarrow s p-1, \\ & p c_{L} \leftarrow\left(0 F F D E_{H}\right), \mathrm{pc}_{H} \leftarrow\left(0 \mathrm{FFDF}_{H}\right) . \end{aligned}$ | ---1-0-- |
| 2 | DI | 60 | 1 | 3 | Disable interrupts : I ¢ "0" | ------0-- |
| 3 | El | E0 | 1 | 3 | Enable interrupts : I $\leftarrow$ "1" | -----1-- |
| 4 | NOP | FF | 1 | 2 | No operation | -------- |
| 5 | POP A | OD | 1 | 4 | $\mathrm{sp} \leftarrow \mathrm{sp}+1, \mathrm{~A} \leftarrow \mathrm{M}(\mathrm{sp})$ |  |
| 6 | POP X | 2D | 1 | 4 | $s p \leftarrow s p+1, X \leftarrow M(s p)$ | --------- |
| 7 | POP Y | 4D | 1 | 4 | $s p \leftarrow s p+1, Y \leftarrow M(s p)$ |  |
| 8 | POP PSW | 6D | 1 | 4 | $\mathrm{sp} \leftarrow \mathrm{sp}+1, \mathrm{PSW} \leftarrow \mathrm{M}(\mathrm{sp})$ | restored |
| 9 | PUSH A | 0E | 1 | 4 | $\mathrm{M}(\mathrm{sp}) \leftarrow \mathrm{A}, \mathrm{sp} \leftarrow \mathrm{sp}-1$ |  |
| 10 | PUSH X | 2E | 1 | 4 | $\mathrm{M}(\mathrm{sp}) \leftarrow \mathrm{X}, \mathrm{sp} \leftarrow \mathrm{sp}-1$ | --------- |
| 11 | PUSH Y | 4E | 1 | 4 | $\mathrm{M}(\mathrm{sp}) \leftarrow \mathrm{Y}, \mathrm{sp} \leftarrow \mathrm{sp}-1$ |  |
| 12 | PUSH PSW | 6E | 1 | 4 | $\mathrm{M}(\mathrm{sp}) \leftarrow \mathrm{PSW}, \mathrm{sp} \leftarrow \mathrm{sp}-1$ |  |
| 13 | RET | 6F | 1 | 5 | Return from subroutine $\mathrm{sp} \leftarrow \mathrm{sp}+1, \mathrm{pc} \mathrm{c}_{\mathrm{L}} \leftarrow \mathrm{M}(\mathrm{sp}), \mathrm{sp} \leftarrow \mathrm{sp}+1, \mathrm{pc} \mathrm{H} \leftarrow \mathrm{M}(\mathrm{sp})$ | -------- |
| 14 | RETI | 7F | 1 | 6 | Return from interrupt $\mathrm{sp} \leftarrow \mathrm{sp}+1, \mathrm{PSW} \leftarrow \mathrm{M}(\mathrm{sp}), \mathrm{sp} \leftarrow \mathrm{sp}+1$, $p c_{L} \leftarrow M(s p), s p \leftarrow s p+1, p c_{H} \leftarrow M(s p)$ | restored |
| 15 | STOP | EF | 1 | 3 | Stop mode ( halt CPU, stop oscillator ) | ------- |

## MASK ORDER \& VERIFICATION SHEET GMS81C1404-HG

Customer should write inside thick line box.

1. Customer Information

| Company Name |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Application |  |  |  |  |
| Order Date | YYYy |  | MM | DD |
| Tel: |  | Fax: |  |  |
|  |  |  |  |  |
| Signature: |  |  |  |  |

2. Device Information

| Package | $\square$ 28SKDIP | 28SOP |
| :---: | :---: | :---: |
| PFD Use | $\square$ YES | $\square \mathrm{NO}$ |
| PFD Level | $\square \mathrm{HIGH}$ | $\square$ LOW |
| Mask Data | File Name: ( | .OTP) |
| Hitel Choll Intern | Check Sum: | ) <br> Set " 00 " in <br> this area <br> OTP file data |

(Please check mark into $\qquad$
3. Marking Specification

| hynix |
| :--- |
| GMS81C1404-HGxxx |
| YYWW KOREA |
| o |
| \#1 index mark |

4. Delivery Schedule

|  | Date |  | Quantity | Hynix Confirmation |
| :--- | :---: | :---: | ---: | ---: |
| Customer Sample | YYYY <br> MM <br> • DD <br> • | pcs |  |  |
| Risk Order | MYY <br> MM | DD |  |  |

## 5. ROM Code Verification

| Verification Date:YYYY MM <br> Please confirm our verification data.  <br> Check Sum:  <br> Tel:  <br>  <br> Signature: Fax: |
| :--- | :--- |

This box is written after " 5 .Verification".


## MASK ORDER \& VERIFICATION SHEET GMS81C1408-HG

Customer should write inside thick line box.

1. Customer Information

| Company Name |  |  |  |
| :---: | :---: | :---: | :---: |
| Application |  |  |  |
| Order Date | YYYY |  | DD |
| Tel: | Fax: |  |  |
| Name \& Signature: |  |  |  |

2. Device Information

| Package | 28SKDIP | 28SOP |
| :---: | :---: | :---: |
| PFD Use | $\square \mathrm{YES}$ | $\square \mathrm{NO}$ |
| PFD Level | $\square \mathrm{HIGH}$ | $\square$ LOW |
| Mask Data | File Name: ( | OTP) |
| (Please check mark into |  |  |

## 4. Delivery Schedule

|  | Date |  | Quantity | Hynix Confirmation |
| :--- | :---: | :---: | ---: | ---: |
| Customer Sample | $\begin{array}{c}\text { MYY } \\ \text { • }\end{array}$ | • |  |  |$]$

## 5. ROM Code Verification

| Verification Date: YYY | MM $\quad$ DD |
| :--- | :--- |
| Please confirm our verification data. |  |
| Check Sum: |  |
| Tel:  <br>  <br> Signature:  |  |

This box is written after " 5 .Verification".

| Approval Date: | YYYY MM |
| :--- | :--- |
| lagree with your verification data and confirm <br> you to make mask set. |  |
| Tel: | Fax: |
|  <br> Signature: |  |

Hynix Semiconductor

## MASK ORDER \& VERIFICATION SHEET GMS81C1404E-HG

Customer should write inside thick line box.

1. Customer Information

| Company Name |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Application |  |  |  |  |
| Order Date | YYYY |  | MM | DD |
| Tel: |  | Fax: |  |  |
| Name \& |  |  |  |  |
| Signature: |  |  |  |  |

2. Device Information

| Package | 28SKDIP $\square$ 28SOP |  |
| :---: | :---: | :---: |
| PFD Use | $\square \text { YES }$ | $\square \mathrm{NO}$ |
| PFD Level | $\square \mathrm{HIGH}$ | $\square$ LOW |
| Mask Data | File Name: ( | .OTP) |
| Hitel Cholli Intern | Check Sum: ( | ) <br> Set " 00 " in <br> this area <br> .OTP file data |

(Please check mark into $\qquad$

4. Delivery Schedule

|  | Date |  | Quantity | Hynix Confirmation |
| :--- | :---: | :---: | ---: | ---: |
| Customer Sample | MYYY <br> MM <br> • DD <br> • | pcs |  |  |
| Risk Order | MYYY <br> MM | DD | pcs |  |

5. ROM Code Verification

| Verification Date:YYYY MM <br> Please confirm our verification data.  <br> Check Sum:  <br> Tel:  <br>  <br> Signature: Fax: |
| :--- | :--- |

This box is written after " 5 .Verification".

| Approval Date: | YYYY $\quad$ MM $\quad$ DD |
| :--- | :--- |
| I agree with your verification data and confirm <br> you to make mask set. |  |
| Tel: | Fax: |
|  <br> Signature: |  |

## MASK ORDER \& VERIFICATION SHEET GMS81C1408E-HG

Customer should write inside thick line box.

1. Customer Information

| Company Name |  |  |  |
| :---: | :---: | :---: | :---: |
| Application |  |  |  |
| Order Date | YYYY |  | DD |
| Tel: | Fax: |  |  |
| Name \& Signature: |  |  |  |

2. Device Information

| Package | $\square$ 28SKDIP |  |  |
| :--- | :--- | :--- | :--- |

(Please check mark into
4. Delivery Schedule

|  | Date |  | Quantity | Hynix Confirmation |
| :--- | :---: | :---: | ---: | ---: |
| Customer Sample | YYYY <br> MM <br> • DD <br> • | pcs |  |  |
| Risk Order | MYY <br> MM | DD | pcs |  |

## 5. ROM Code Verification

| Verification Date: YYYY MM | DD |
| :--- | :--- |
| Please confirm our verification data. |  |
| Check Sum: |  |
| Tel: <br>  <br> Signature: | Fax: |

This box is written after " 5 .Verification".

| Approval Date: | YYYY |
| :--- | :--- |
| Iagree with your verification data and confirm <br> you to make mask set. |  |
| Tel: | Fax: |
|  <br> Signature: |  |

