Appendix 1

A.1 Control Design of a Boost PFC Circuit

A.1.1 Controller Design

The controller design is based upon the procedures described in [25] [26]. The following sections give a brief description of the operation of each control loop.

A.1.1.1 Current Loop

The purpose of the current loop is to force the input current to follow a sinusoidal reference. Therefore the current loop bandwidth must be high enough to easily track the current reference signal and low enough to provide adequate phase and gain margin.

A.1.1.2 Voltage Loop

The voltage loop regulates the output voltage. If the voltage loop bandwidth were very high, then the output voltage would be constant but the input current would be distorted. Therefore the voltage loop bandwidth must be less than the line frequency. A larger 2nd harmonic voltage ripple is tolerated on the output thus allowing the current loop to regulate the input current more precisely.

A.1.1.3 Feedforward Network

The feedforward network is used to adjust the duty cycle to compensate for changes in the input line voltage. This is accomplished by supplying a DC signal proportional to the rms value of the line voltage. For this application, the feedforward network is not necessary.

A.1.2 Controller Design Example

The following equations and comments are used to provide an example controller design for a particular PFC boost circuit.

Control Design of PFC Converters

Design Specifications

Input AC Voltage	Vi_min:=180Vrms	Vi_max:=240 Vrms
Output DC Voltage	Vo:=354 Vdc	
Output Power	Po := 1150 W	
Input Power	$Pin := \frac{Po}{0.9} \Rightarrow 1277.7777777777777777777777777777777777$	77778
Switching Frequency	$fs := 40.10^3$ Hz	
Line Frequency	fl := 50 Hz	

Given Power Stage Parameters

Capacitance of the drive	$Cdc = 920 10^{-6}$
Boost Output Capacitance	$Cb := 68 \cdot 10^{-6}$
PFC Input Inductor	$L := 0.532 \cdot 10^{-3}$
Total Output Capacitor	C := Cdc + Cb
Minimum Output Capacitance	$C_{\min} = 680 \cdot 10^{-6} + 0.8 \cdot Cb$
Voltage Feedback Resistor	$R1 := 420 \cdot 10^3$
Current Sense Resistor	Rs := 0.03
External Ramp	Vs := 5
Control IC	4981 A

Magnitude and Phase Definitions

$$gain(X, s) := 20 \cdot log(|X(s)|)$$

$$P(X, s) := \frac{180}{\pi} \cdot angle(Re(X(s)), Im(X(s)))$$
phase (X, s) := if(P(X, s) ≥90, P(X, s) - 360, P(X, s))
phase 1 (X, s) := P(X, s) - 360
ga(X, y, s) := 20 \cdot log(|X(y, s)|)

$$P(X, y, s) := \frac{180}{\pi} \cdot angle(Re(X(y, s)), Im(X(y, s)))$$

$$ph(X, y, s) := if(P(X, y, s) ≥90, P(X, y, s) - 360, P(X, y, s))$$

$$ph1(X, y, s) := P(X, y, s) - 360$$

$$n := 0, 1.. 600$$

$$f_n := 1 \cdot 10^{\frac{n}{100}}$$

$$f_n := 0.1 \cdot 10^{\frac{n}{100}}$$

Step 1 Multiplier Setup and the Feedforward Loop Design



Fig 1 the Multiplier circuit in 4981

(1) Rac1 design

From the Date sheet of 4981, the port of lac is to sense the rectified voltage and force the inductor current to follow the voltage.

 $Iac_max := 600 \cdot 10^{-6} A$

the best working condition is Iac := $300 \cdot 10^{-6}$ A So Rac1_min := $\frac{Vi_max\sqrt{2}}{Iac_max}$ Rac1_min = $5.657 \cdot 10^{5}$ SELECT Rac1 := $10 \cdot 10^{5}$

(2) Feedforward voltage set

From the Data sheet of 4981, there is a relationship of the multipler input and output:

$$Icp = \frac{Iac \cdot (Vea - 1.28)}{Vff^2}$$

$$Icp \le 2 \cdot Iac$$

$$1.4 V \le Vff \le 4.5 V$$

$$Vea \le 8.5 V$$

Normally set Vea=5.1V as the full-load voltage EA output, which means that we still have about 60% overload power limit.

When input voltage is the lowest, lac is the lowest and Im will reach twice lac, the EA output will be the maximum. So, we can get the minumun feedforward voltage requirement:

$$Vea_max:= 8.5$$

$$Vea_min:= 0 \qquad Vff_min:= \sqrt{\frac{|Vea_max-1.28|}{2}}$$

$$Vff_min= 1.9$$
In this condition
$$Vff_max:= Vff_min\frac{Vi_max}{Vi_min}$$

$$Vff_max= 2.533$$

Thus the design is in the range of 4981 working specifications.

(3) Feedforward loop design

(a)design resistors to get the desired feedforward DC voltage

From Fig 1, we have following relationship:

$$Vffl=0.9 \cdot Vi \cdot \frac{Rff2 + Rff3}{Rff1 + Rff2 + Rff3}$$

$$Vff2=0.9 \cdot Vi \cdot \frac{Rff3}{= Vff1} = Vff1 \cdot Rff3$$

$$\frac{Vff2=0.9}{Rff1+Rff2+Rff3} = \frac{Vff1}{Rff2+Rff3}$$

There are two voltage dividers. Define:

$$K1 = \frac{Vff1}{0.9 \cdot Vi}$$
 $K2 = \frac{Vff}{Vff1}$

 $Rff3 := 47 \cdot 10^3$

Set K1=K2, we know:

$$Vff1 := \sqrt{\frac{0.9 \cdot Vi_{min}}{Vff_{min}}} \qquad Vff1 = 9.234$$

SELECT

SELECT

Given

$$Vffl=0.9 \cdot Vi_min \frac{Rff2 + Rff3}{Rff1 + Rff2 + Rff3}$$
 $Vff_min=Vff1 \cdot \frac{Rff3}{Rff2 + Rff3}$

 Find(Rff1, Rff2) \Rightarrow
 3778953.240562094640
 181415.1804905369380

 $Rff2 = 180 \cdot 10^3$

(b) design capacitors to attenuate the 2rd harmonic

 $Rff1 := 3.9 \cdot 10^{6}$

Normally, the second harmonic ripple of the rectified voltage is 66.2% of the input AC line voltage, which is the input of the devider.

DESIGN the total harmonic distoration of Vff is less than 1%

So, the required attenuation is:

$$Gff := \frac{1}{66.2}$$
 $Gff = 0.015$

the filter is a second order filter. To get the widest bandwith, set the two poles at the same place and set the gain of each order filter as the same. So the cutoff frequency of each filter is:

$$fc := \sqrt{Gff \cdot 100}$$
 $fc = 12.291$

So, we can get Cff1 and Cff3 as follows:

Cff1 :=
$$\frac{1}{2 \cdot \pi \cdot fc \cdot Rff2}$$
 Cff1 = 7.194 10⁻⁸ Cff3 := $\frac{1}{2 \cdot \pi \cdot fc \cdot Rff3}$ Cff3 = 2.755 10⁻⁷
SELECT Cff1 := 82 \cdot 10⁻⁹ Cff3 := 0.33 10⁻⁶



$$\frac{gain_{-100-gain_{-0}}}{20}$$
Vff_100:= 66.2·10

Vff_100:= 0.72

Vff_100:= 0.72

We can see, the designed filter can attenuate the 2nd ripple to 1% requirement. It satisfies the design requirement.

(4) Rcp design

Since Icp is the current reference, and the voltage across Rs is the sensed inductor current information, so it is required:

$Rcp \cdot Icp = IL \cdot Rs$

In the condition when Vi is lowest, and assume the PFC efficiency is 90%

IL :=
$$\frac{\text{Pin}}{\text{Vi_min}}$$

Iac := $\frac{\text{Vi_min}\sqrt{2}}{\text{Rac1}}$
Icp := 2.1ac
Rcp := $\frac{\text{IL}\cdot\text{Rs}}{\text{Icp}}$ Rcp = 418.299

SELECT Rcp := 420

Current Loop Compensator Design Procedure

The current loop must be compensated for stable operation. The boost converter control to input current transfer function has a single pole response at high frequencies which is due to the impedance of the boost inductor and the sensing resistor (Rs). The equation is:

$$Gc = \frac{vrs}{vcea} = Vo \cdot \frac{Rs}{Vs \cdot (sL)}$$
where Vo is the boost output voltage
Rs is the sensing resistance
Vs is the peak to peak voltage of the oscillator ramp
L is boost inductance

This equation is only valid for frequencies above the resonant frequency of the boost inductor and capacitor and below the switching frequency. For frequencies below the LC resonance the equation is different.

A zero at low frequency in the current amp response is used to give high gain which makes current mode control work. The gain of the current amp near the switching frequency is determined by matching the down slope of the inductor current when the switch is off with the slope of the oscillator ramp. These two signals are the inputs to the comparator in the L4981A.

The down slope of the inductor current current is maximum when the input voltage is zero. At this point (Vin=0) the inductor current is given by the ratio of the output voltage and the inductance (Vo/L). The current flows through the sensing resistor and produces a voltage with slope = VoRs/L. This slope multiplied by the gain of the current error amplifier must be equal to the slope of the oscillator ramp. If the gain is too high, then the slope of the inductor current would be greater than the ramp and the loop could go unstable. This instability would be greatest at the zero crossing of the input voltage.

The gain of the current amp near the cross-over frequency is simply :

$$Gcea=1 + \frac{Rz}{Ri}$$
 current amp gain

The current loop gain is simply Gcea*Gc

$$Gloop = \frac{Vo \cdot Rs \cdot Rz}{Vs \cdot 2 \cdot \pi \cdot f \cdot L \cdot Ri} + \frac{Vo \cdot Rs}{Vs \cdot 2 \cdot \pi \cdot f \cdot L}$$

The slope of the voltage across the sensing resistor is given by:

Cslope := Vo
$$\frac{\text{Rs}}{\text{L}\cdot 10^6}$$

Cslope = 0.02 volts per microsecond

The slope of the oscillator in the L4981A at 40kHz is given by

Oslope := $V_{s} \cdot \frac{f_{s}}{10^{6}}$

Oslope = 0.2 volts per microsecond

Therefore the current amp must have a gain of: $\frac{\text{Oslope}}{\text{Cslope}} = 10.019$ at the switching frequency.

thus $Gcea := \frac{Oslope}{Cslope}$

Let $Ri := 10 \cdot 10^3$

therefore $R_Z = Gcea \cdot Ri - 1$ $R_Z = 1.002 \cdot 10^5$

SELECT
$$R_Z = 0.91 \cdot 10^5$$

Now the loop gain (Gloop) is set to one and thus the cross-over frequency can be found.

fic :=
$$\frac{\text{Vo·Rs} \cdot \left(1 + \frac{\text{Rz}}{\text{Ri}}\right)}{\text{Vs·2} \cdot \pi \cdot \text{L}}$$

fic = 6.418 10³

The placement of the zero in the current loop response must be at or below the cross-over frequency. If the zero is at fic then the phase margin would be 45 degrees. If the zero is below fic then the phase margin would be slightly more than 45 degrees. To place the zero directly at the cross-over frequency the impedance of Ccz at that frequency must be equal to Rcz. Thus the equation is:

$$Cz := \frac{1}{2 \cdot \pi \text{ fic} \cdot Rz}$$

 $Cz = 2.725 \cdot 10^{-10}$

SELECT Cz:= 220.10⁻¹²

The selected value is clearly too low. This places the zero after the cross-over frequency thus our phase margin is less than 45 degrees. This is probably due to the fact that the value for Cz was chosen for the 100kHz prototype which had a different boost inductance.

A pole is normally added to the current error amplifier response near the switching frequency to reduce noise sensitivity. The best place for the pole is at half the switching frequency. In this way the pole does not affect the current loop response and it provides good attenuation at the switching frequency. However the pole should be at least one decade after the zero otherwise the phase margin would be greatly reduced.

$$fz := \frac{1}{2 \cdot \pi \cdot Rz \cdot Cz}$$

 $fz = 7.95 \cdot 10^3$ frequency of the zero

 $fp = \frac{(Ccp + Cz)}{Ccp \cdot Cz \cdot Rz \cdot 2 \cdot \pi} \qquad \text{frequency of the pole}$

sloving for Ccp

$$\operatorname{Ccp}(\operatorname{fp}) := \frac{\operatorname{Cz}}{2 \cdot \frac{\pi \cdot \operatorname{fp}}{2} \cdot \operatorname{Rz} \cdot \operatorname{Cz} - 1}$$

 $Ccp(10.fz) = 5.5.10^{-11}$

$$fp := \frac{(Ccp(10 \cdot fz) + Cz)}{Ccp(10 \cdot fz) \cdot Cz \cdot Rz \cdot 2 \cdot \pi}$$

$fp = 3.975 \cdot 10^4$	In our case the switching frequency is too low for this technique to be
	effective.

SELECT CCp := 0



Figure 11: Voltage compensation network

Voltage Loop Compensator Design:

The voltage loop must be compensated for stability but because the bandwidth of the voltage loop is so much lower than the switching frequency the requirements for the voltage compensation are mainly driven by the need to reduce the input distortion.

A pole in the amplifier is needed to reduce the amplitude of the second harmonic and to shift the phase by 90 degrees.

The choice of R1 is somewhat vague. It is selected to be small enough so that the amplifier bias current does not affect the output but R1 must be large enough to avoid too much power dissipation. In our case:

 $R1 = 4.2 \cdot 10^5$

Note that R2 has no effect on the small signal gain because the potential across R2 is fixed to Vref. The error amp small signal gain can be seen as the ratio between the error amp output ripple and the imposed output voltage ripple of the boost. The error amp output voltage can swing between 1.28 and 5.1V. A value less than 2.5% of the error amp swing voltage can be chosen to fix the value of Cp. So the desired gain at the output voltage ripple frequency determines the value of Cp. This will ensure proper attenuation at 100Hz (2*fl).

$\operatorname{Gea}(s) = \frac{1}{s \cdot R \cdot Cp} = \frac{\operatorname{vea}}{\operatorname{vo}}$	error amp small signal gain
∆ Vvea := 5.1 – 1.28	The error amp voltage swing
ripple ∶= 0.025 ∆ Vvea	The amount of output ripple we will tolerate
$Vopk := \frac{Pin}{2 \cdot fl \cdot \pi \cdot C_{min} \cdot Vo}$	the output voltage ripple
Vopk = 15.645	The peak to peak ripple would be twice this value.
Gea := $\frac{\text{ripple}}{\text{Vopk}}$	desired gain at 2*fl based on 2.5% distortion.
$Cp := \frac{1}{2 \cdot \pi \cdot 2 \cdot f \cdot R \cdot 1 \cdot Gea}$	Cp is selected to acheive the desired gain at 2*fl
$Cp = 6.20810^{-7}$	
SELECT Cp := 470 10	9

$$Xcp(fvc) := \frac{1}{2 \cdot fvc \cdot Cp}$$
 impedance of Cp

$$Xc(fvc) := \frac{1}{2 \cdot fvc \cdot C}$$
 impedance of output capacitor

This is slightly smaller than the theoretical value however there is no noticable 100Hz ripple in the control signals on the prototype.

The system must be able to compensate the total external load variation through the error amp output response (Δ Vvea). The power gain transfer function (Gpw) can be written as:

 $Gpw=I_O \cdot \frac{Xc}{\Delta \, Vvea} \qquad \text{where Io is the load current and Xc is the output capacitor impedance.}$

The total load variation can be considered as:

$$Gpw(fvc) := \frac{(Po \cdot Xc(fvc))}{Vo \cdot \Delta Vvea}$$

The gain of the voltage loop is the product of Gpw and Gea

$$Gloop(fvc) := \frac{(Pin \cdot Xc(fvc) \cdot Xcp(fvc))}{\Delta Vvea \cdot Vo \cdot R1}$$

Note that this transfer function contains two poles at the origin 1/sC and 1/sCp. This could cause a stability problem. To avoid this a resistor (Rp) is added in parallel with Cp to move the voltage compensator pole to 1/(sCpRp).

The cross-over frequency (fvc) can be calculated by setting Gloop =1 and solving for fvc.

fvc :=
$$\sqrt{\frac{Po}{Vo \cdot \Delta Vvea \cdot R1 \cdot C \cdot Cp \cdot (2 \cdot \pi)^2}}$$
 fvc = 10.51 cross-over frequeuncy

to allow the highest DC gain while maintaining a phase margin of at least 22 degrees Rp is chosen as:

$$Rp := \frac{2.75}{2 \cdot \pi \cdot fvc \cdot Cp}$$

 $Rp = 8.861 \cdot 10^4$

SELECT
$$Rp := 12 \cdot 10^4$$

The output voltage is set by the voltage divider circuit created by R1 and R2. Since the value of R1 is already selected R2 is chosen to give the desired output voltage.

Guess	$R2 = 10 \cdot 10^3$	
Given	$\frac{R2}{R1+R2} = \frac{5.1}{Vo}$	$Find(R2) = 6.13910^3$
SELECT	$R2 = 5.7 \cdot 10^3$	

In practice it is best to determine R2 by adjusting the value manually until the desired bus voltage is obtained. The value of R2 has no effect on the ac characteristics of the voltage compensation network. R2 is only used to set the DC bus voltage.

Discussion of the design consideration and results

(1) about the feedforward loop design

The feedforward loop design is a trade-off between quick converter response and low current distortation. The crossover frequency can only designed high below 120Hz so the 2nd harmonic will have little influence to the current reference and the input current distortation will be small. We select a two stage filter to increase the respense time and achieve a high attenuation of 2nd harmonic.

Fig 2 shows the designed feedforward filter has about 18Hz crossover frequency, and the attenuation of 2nd harmonic is below 1.5%. It can satisfy the requiment.

(2) about the current loop design

The design is based upon an intuitive time domain analysis given in the Unitrode application note for the UC3854 PFC controller and the ST application not for the L4981A PFC controller.

(3) about the voltage loop design

The voltage loop design procedure is based upon an intuitive time domain analysis given in the Unitrode appication note for the UC3854 PFC controller and the ST application note for the L4981A PFC controller. This analysis is mainly based on suppression of the 100Hz ripple in the boost output voltage.

In the previous file a low frequency model of the boost stage is used to perform classical voltage loop compensation. However this low frequency model is not so clear because the output voltage, input voltage and current cannot be considered constants. Therefore it is theoretically impossible to linearize the system and have an accurate power stage model. This is always a difficulty when modelling any single phase PFC circuit.