

Appendix 1

A.1 Control Design of a Boost PFC Circuit

A.1.1 Controller Design

The controller design is based upon the procedures described in [25] [26]. The following sections give a brief description of the operation of each control loop.

A.1.1.1 Current Loop

The purpose of the current loop is to force the input current to follow a sinusoidal reference. Therefore the current loop bandwidth must be high enough to easily track the current reference signal and low enough to provide adequate phase and gain margin.

A.1.1.2 Voltage Loop

The voltage loop regulates the output voltage. If the voltage loop bandwidth were very high, then the output voltage would be constant but the input current would be distorted. Therefore the voltage loop bandwidth must be less than the line frequency. A larger 2nd harmonic voltage ripple is tolerated on the output thus allowing the current loop to regulate the input current more precisely.

A.1.1.3 Feedforward Network

The feedforward network is used to adjust the duty cycle to compensate for changes in the input line voltage. This is accomplished by supplying a DC signal proportional to the rms value of the line voltage. For this application, the feedforward network is not necessary.

A.1.2 Controller Design Example

The following equations and comments are used to provide an example controller design for a particular PFC boost circuit.

Control Design of a Boost PFC Circuit

Step 1 Multiplier Setup and the Feedforward Loop Design




Fig 1 the Multiplier circuit in 4981

(1) Rac1 design

From the Date sheet of 4981, the port of Iac is to sense the rectified voltage and force the inductor current to follow the voltage.

$$I_{ac_max} := 600 \cdot 10^{-6} \text{ A}$$

the best working condition is $I_{ac} := 300 \cdot 10^{-6} \text{ A}$

So

$$R_{ac1_min} := \frac{V_{i_max} \sqrt{2}}{I_{ac_max}} \quad R_{ac1_min} = 5.657 \cdot 10^5$$

SELECT $R_{ac1} := 10 \cdot 10^5$

(2) Feedforward voltage set

From the Data sheet of 4981, there is a relationship of the multiplier input and output:

$$I_{cp} = \frac{I_{ac} \cdot (V_{ea} - 1.28)}{V_{ff}^2}$$

$$I_{cp} \leq 2 \cdot I_{ac}$$

$$1.4 \text{ V} \leq V_{ff} \leq 4.5 \text{ V}$$

$$V_{ea} \leq 8.5 \text{ V}$$

Normally set $V_{ea} = 5.1 \text{ V}$ as the full-load voltage EA output, which means that we still have about 60% overload power limit.

When input voltage is the lowest, Iac is the lowest and Im will reach twice Iac, the EA output will be the maximum. So, we can get the minumun feedforward voltage requirement:

$$V_{ea_max} := 8.5$$

$$V_{ea_min} := 0 \quad V_{ff_min} := \sqrt{\frac{|V_{ea_max} - 1.28|}{2}} \quad V_{ff_min} = 1.9$$

In this condition $V_{ff_max} := V_{ff_min} \cdot \frac{V_{i_max}}{V_{i_min}} \quad V_{ff_max} = 2.533$

Thus the design is in the range of 4981 working specifications.

Control Design of a Boost PFC Circuit

(3) Feedforward loop design

(a) design resistors to get the desired feedforward DC voltage

From Fig 1, we have following relationship:

$$V_{ff1} = 0.9 \cdot V_i \cdot \frac{R_{ff2} + R_{ff3}}{R_{ff1} + R_{ff2} + R_{ff3}}$$

$$V_{ff2} = 0.9 \cdot V_i \cdot \frac{R_{ff3}}{R_{ff1} + R_{ff2} + R_{ff3}} = V_{ff1} \cdot \frac{R_{ff3}}{R_{ff2} + R_{ff3}}$$

There are two voltage dividers. Define:

$$K_1 = \frac{V_{ff1}}{0.9 \cdot V_i} \quad K_2 = \frac{V_{ff}}{V_{ff1}}$$

Set $K_1 = K_2$, we know:

$$V_{ff1} := \sqrt{\frac{0.9 \cdot V_{i_min}}{V_{ff_min}}} \quad V_{ff1} = 9.234$$

SELECT $R_{ff3} := 47 \cdot 10^3$

Given $V_{ff1} = 0.9 \cdot V_{i_min} \cdot \frac{R_{ff2} + R_{ff3}}{R_{ff1} + R_{ff2} + R_{ff3}} \quad V_{ff_min} = V_{ff1} \cdot \frac{R_{ff3}}{R_{ff2} + R_{ff3}}$

Find(R_{ff1}, R_{ff2}) $\rightarrow \begin{bmatrix} 3778953.2405620946409 \\ 181415.18049053693809 \end{bmatrix}$

SELECT $R_{ff1} := 3.9 \cdot 10^6 \quad R_{ff2} := 180 \cdot 10^3$

(b) design capacitors to attenuate the 2rd harmonic

Normally, the second harmonic ripple of the rectified voltage is 66.2% of the input AC line voltage, which is the input of the divider.

DESIGN the total harmonic distortion of V_{ff} is less than 1%

So, the required attenuation is:

$$G_{ff} := \frac{1}{66.2} \quad G_{ff} = 0.015$$

the filter is a second order filter. To get the widest bandwidth, set the two poles at the same place and set the gain of each order filter as the same. So the cutoff frequency of each filter is:

$$f_c := \sqrt{G_{ff}} \cdot 100 \quad f_c = 12.291$$

So, we can get C_{ff1} and C_{ff3} as follows:

$$C_{ff1} := \frac{1}{2 \cdot \pi \cdot f_c \cdot R_{ff2}} \quad C_{ff1} = 7.194 \cdot 10^{-8} \quad C_{ff3} := \frac{1}{2 \cdot \pi \cdot f_c \cdot R_{ff3}} \quad C_{ff3} = 2.755 \cdot 10^{-7}$$

SELECT $C_{ff1} := 82 \cdot 10^{-9} \quad C_{ff3} := 0.33 \cdot 10^{-6}$

Control Design of a Boost PFC Circuit

(c) Get the transfer function and bode plot of the feedforward loop $G_{ff} = \frac{v_{ff}}{v_{rec}}$

From Fig 1, we know

$$K_{ff} := \frac{R_{ff3}}{R_{ff1} + R_{ff2} + R_{ff3}}$$

$$W_{ff} := \sqrt{\frac{1}{R_{ff2} \cdot C_{ff1} \cdot R_{ff3} \cdot C_{ff3}}} \quad F_{ff} := \frac{W_{ff}}{2 \cdot \pi} \quad F_{ff} = 10.519$$

$$Q_{ff} := \frac{1}{W_{ff} \cdot ((R_{ff2} + R_{ff3}) \cdot C_{ff1} + R_{ff3} \cdot C_{ff3})} \quad Q_{ff} = 0.443$$

$$G_{ff}(s) := \frac{K_{ff}}{1 + \frac{s}{Q_{ff} \cdot W_{ff}} + \frac{s^2}{W_{ff}^2}}$$




Fig 2 the Bode Plot of feedforward loop

$$\text{gain}_{100} := \text{gain}(G_{ff}, 2i \cdot \pi \cdot 100)$$

$$\text{gain}_0 := \text{gain}(G_{ff}, 2i \cdot \pi \cdot 0)$$

$$\text{gain}_0 = -38.871$$

$$V_{ff_100} := 66.210 \cdot \frac{\text{gain}_{100} - \text{gain}_0}{20}$$

$$V_{ff_100} = 0.72$$

We can see, the designed filter can attenuate the 2nd ripple to 1% requirement. It satisfies the design requirement.

Control Design of a Boost PFC Circuit

(4) Rcp design

Since I_{cp} is the current reference, and the voltage across R_s is the sensed inductor current information, so it is required:

$$R_{cp} \cdot I_{cp} = I_L \cdot R_s$$

In the condition when V_i is lowest, and assume the PFC efficiency is 90%

$$I_L := \frac{P_{in}}{V_{i_min}}$$

$$I_{ac} := \frac{V_{i_min} \sqrt{2}}{R_{ac1}}$$

$$I_{cp} := 2 \cdot I_{ac}$$

$$R_{cp} := \frac{I_L \cdot R_s}{I_{cp}} \quad R_{cp} = 418.299$$

SELECT $R_{cp} := 420$

Control Design of a Boost PFC Circuit

Current Loop Compensator Design Procedure

The current loop must be compensated for stable operation. The boost converter control to input current transfer function has a single pole response at high frequencies which is due to the impedance of the boost inductor and the sensing resistor (Rs). The equation is:

$$G_c = \frac{v_{rs}}{v_{cea}} = V_o \cdot \frac{R_s}{V_s \cdot (sL)}$$

where V_o is the boost output voltage
 R_s is the sensing resistance
 V_s is the peak to peak voltage of the oscillator ramp
 L is boost inductance

This equation is only valid for frequencies above the resonant frequency of the boost inductor and capacitor and below the switching frequency. For frequencies below the LC resonance the equation is different.

A zero at low frequency in the current amp response is used to give high gain which makes current mode control work. The gain of the current amp near the switching frequency is determined by matching the down slope of the inductor current when the switch is off with the slope of the oscillator ramp. These two signals are the inputs to the comparator in the L4981A.

The down slope of the inductor current current is maximum when the input voltage is zero. At this point ($V_{in}=0$) the inductor current is given by the ratio of the output voltage and the inductance (V_o/L). The current flows through the sensing resistor and produces a voltage with slope = $V_o R_s / L$. This slope multiplied by the gain of the current error amplifier must be equal to the slope of the oscillator ramp. If the gain is too high, then the slope of the inductor current would be greater than the ramp and the loop could go unstable. This instability would be greatest at the zero crossing of the input voltage.

The gain of the current amp near the cross-over frequency is simply :

$$G_{cea} = 1 + \frac{R_z}{R_i} \quad \text{current amp gain}$$

The current loop gain is simply $G_{cea} \cdot G_c$

$$G_{loop} = \frac{V_o \cdot R_s \cdot R_z}{V_s \cdot 2 \cdot \pi \cdot f \cdot L \cdot R_i} + \frac{V_o \cdot R_s}{V_s \cdot 2 \cdot \pi \cdot f \cdot L}$$

The slope of the voltage across the sensing resistor is given by:

$$C_{slope} := V_o \cdot \frac{R_s}{L \cdot 10^6}$$

$$C_{slope} = 0.02 \quad \text{volts per microsecond}$$

Control Design of a Boost PFC Circuit

The slope of the oscillator in the L4981A at 40kHz is given by

$$\text{Oslope} := V_s \cdot \frac{f_s}{10^6}$$

$$\text{Oslope} = 0.2 \quad \text{volts per microsecond}$$

Therefore the current amp must have a gain of: $\frac{\text{Oslope}}{\text{Cslope}} = 10.019$ at the switching frequency.

$$\text{thus} \quad G_{cea} := \frac{\text{Oslope}}{\text{Cslope}}$$

$$\text{Let} \quad R_i := 10 \cdot 10^3$$

$$\text{therefore} \quad R_z := G_{cea} \cdot R_i - 1 \quad R_z = 1.00210^5$$

$$\text{SELECT} \quad R_z := 0.91 \cdot 10^5$$

Now the loop gain (Gloop) is set to one and thus the cross-over frequency can be found.

$$f_{ic} := \frac{V_o \cdot R_s \cdot \left(1 + \frac{R_z}{R_i}\right)}{V_s \cdot 2 \cdot \pi \cdot L}$$

$$f_{ic} = 6.418 \cdot 10^3$$

The placement of the zero in the current loop response must be at or below the cross-over frequency. If the zero is at f_{ic} then the phase margin would be 45 degrees. If the zero is below f_{ic} then the phase margin would be slightly more than 45 degrees. To place the zero directly at the cross-over frequency the impedance of C_z at that frequency must be equal to R_z . Thus the equation is:

$$C_z := \frac{1}{2 \cdot \pi \cdot f_{ic} \cdot R_z}$$

$$C_z = 2.725 \cdot 10^{-10}$$

$$\text{SELECT} \quad C_z := 220 \cdot 10^{-12}$$

The selected value is clearly too low. This places the zero after the cross-over frequency thus our phase margin is less than 45 degrees. This is probably due to the fact that the value for C_z was chosen for the 100kHz prototype which had a different boost inductance.

Control Design of a Boost PFC Circuit

A pole is normally added to the current error amplifier response near the switching frequency to reduce noise sensitivity. The best place for the pole is at half the switching frequency. In this way the pole does not affect the current loop response and it provides good attenuation at the switching frequency. However the pole should be at least one decade after the zero otherwise the phase margin would be greatly reduced.

$$f_z := \frac{1}{2 \cdot \pi \cdot R_z \cdot C_z}$$

$$f_z = 7.95 \cdot 10^3 \quad \text{frequency of the zero}$$

$$f_p = \frac{(C_{cp} + C_z)}{C_{cp} \cdot C_z \cdot R_z \cdot 2 \cdot \pi} \quad \text{frequency of the pole}$$

solving for C_{cp}

$$C_{cp}(f_p) := \frac{C_z}{2 \cdot \frac{\pi \cdot f_p}{2} \cdot R_z \cdot C_z - 1}$$

$$C_{cp}(10 \cdot f_z) = 5.5 \cdot 10^{-11}$$

$$f_p := \frac{(C_{cp}(10 \cdot f_z) + C_z)}{C_{cp}(10 \cdot f_z) \cdot C_z \cdot R_z \cdot 2 \cdot \pi}$$

$$f_p = 3.975 \cdot 10^4 \quad \text{In our case the switching frequency is too low for this technique to be effective.}$$

$$\text{SELECT} \quad C_{cp} := 0$$

Control Design of a Boost PFC Circuit




Figure 11: Voltage compensation network

Voltage Loop Compensator Design:

The voltage loop must be compensated for stability but because the bandwidth of the voltage loop is so much lower than the switching frequency the requirements for the voltage compensation are mainly driven by the need to reduce the input distortion.

A pole in the amplifier is needed to reduce the amplitude of the second harmonic and to shift the phase by 90 degrees.

The choice of R1 is somewhat vague. It is selected to be small enough so that the amplifier bias current does not affect the output but R1 must be large enough to avoid too much power dissipation. In our case:

$$R1 = 4.2 \cdot 10^5$$

Control Design of a Boost PFC Circuit

Note that R2 has no effect on the small signal gain because the potential across R2 is fixed to Vref. The error amp small signal gain can be seen as the ratio between the error amp output ripple and the imposed output voltage ripple of the boost. The error amp output voltage can swing between 1.28 and 5.1V. A value less than 2.5% of the error amp swing voltage can be chosen to fix the value of Cp. So the desired gain at the output voltage ripple frequency determines the value of Cp. This will ensure proper attenuation at 100Hz (2*fl).

$$G_{ea}(s) = \frac{1}{s \cdot R1 \cdot C_p} = \frac{v_{ea}}{v_o} \quad \text{error amp small signal gain}$$

$$\Delta V_{vea} := 5.1 - 1.28 \quad \text{The error amp voltage swing}$$

$$\text{ripple} := 0.025 \Delta V_{vea} \quad \text{The amount of output ripple we will tolerate}$$

$$V_{opk} := \frac{P_{in}}{2 \cdot \pi \cdot C_{min} \cdot V_o} \quad \text{the output voltage ripple}$$

$$V_{opk} = 15.645 \quad \text{The peak to peak ripple would be twice this value.}$$

$$G_{ea} := \frac{\text{ripple}}{V_{opk}} \quad \text{desired gain at } 2 \cdot fl \text{ based on } 2.5\% \text{ distortion.}$$

$$C_p := \frac{1}{2 \cdot \pi \cdot 2 \cdot fl \cdot R1 \cdot G_{ea}} \quad C_p \text{ is selected to achieve the desired gain at } 2 \cdot fl$$

$$C_p = 6.208 \cdot 10^{-7}$$

$$\text{SELECT } C_p := 470 \cdot 10^{-9}$$

$$X_{cp}(f_{vc}) := \frac{1}{2 \cdot f_{vc} \cdot C_p} \quad \text{impedance of } C_p$$

$$X_c(f_{vc}) := \frac{1}{2 \cdot f_{vc} \cdot C} \quad \text{impedance of output capacitor}$$

This is slightly smaller than the theoretical value however there is no noticeable 100Hz ripple in the control signals on the prototype.

The system must be able to compensate the total external load variation through the error amp output response (ΔV_{vea}). The power gain transfer function (G_{pw}) can be written as:

$$G_{pw} = I_o \cdot \frac{X_c}{\Delta V_{vea}} \quad \text{where } I_o \text{ is the load current and } X_c \text{ is the output capacitor impedance.}$$

Control Design of a Boost PFC Circuit

The total load variation can be considered as:

$$G_{pw}(f_{vc}) := \frac{(P_o \cdot X_c(f_{vc}))}{V_o \cdot \Delta V_{vea}}$$

The gain of the voltage loop is the product of G_{pw} and G_{ea}

$$G_{loop}(f_{vc}) := \frac{(P_{in} \cdot X_c(f_{vc}) \cdot X_{cp}(f_{vc}))}{\Delta V_{vea} \cdot V_o \cdot R_1}$$

Note that this transfer function contains two poles at the origin $1/sC$ and $1/sC_p$. This could cause a stability problem. To avoid this a resistor (R_p) is added in parallel with C_p to move the voltage compensator pole to $1/(sC_p R_p)$.

The cross-over frequency (f_{vc}) can be calculated by setting $G_{loop} = 1$ and solving for f_{vc} .

$$f_{vc} := \sqrt{\frac{P_o}{V_o \cdot \Delta V_{vea} \cdot R_1 \cdot C \cdot C_p \cdot (2 \cdot \pi)^2}} \quad f_{vc} = 10.51 \quad \text{cross-over frequency}$$

to allow the highest DC gain while maintaining a phase margin of at least 22 degrees R_p is chosen as:

$$R_p := \frac{2.75}{2 \cdot \pi \cdot f_{vc} \cdot C_p}$$

$$R_p = 8.861 \cdot 10^4$$

SELECT $R_p := 12 \cdot 10^4$

The output voltage is set by the voltage divider circuit created by R_1 and R_2 . Since the value of R_1 is already selected R_2 is chosen to give the desired output voltage.

Guess $R_2 := 10 \cdot 10^3$

Given $\frac{R_2}{R_1 + R_2} = \frac{5.1}{V_o}$ Find(R_2) = $6.139 \cdot 10^3$

SELECT $R_2 := 5.7 \cdot 10^3$

In practice it is best to determine R_2 by adjusting the value manually until the desired bus voltage is obtained. The value of R_2 has no effect on the ac characteristics of the voltage compensation network. R_2 is only used to set the DC bus voltage.

Control Design of a Boost PFC Circuit

Discussion of the design consideration and results

(1) about the feedforward loop design

The feedforward loop design is a trade-off between quick converter response and low current distortion. The crossover frequency can only be designed high below 120Hz so the 2nd harmonic will have little influence to the current reference and the input current distortion will be small. We select a two stage filter to increase the response time and achieve a high attenuation of 2nd harmonic.

Fig 2 shows the designed feedforward filter has about 18Hz crossover frequency, and the attenuation of 2nd harmonic is below 1.5%. It can satisfy the requirement.

(2) about the current loop design

The design is based upon an intuitive time domain analysis given in the Unitrode application note for the UC3854 PFC controller and the ST application note for the L4981A PFC controller.

(3) about the voltage loop design

The voltage loop design procedure is based upon an intuitive time domain analysis given in the Unitrode application note for the UC3854 PFC controller and the ST application note for the L4981A PFC controller. This analysis is mainly based on suppression of the 100Hz ripple in the boost output voltage.

In the previous file a low frequency model of the boost stage is used to perform classical voltage loop compensation. However this low frequency model is not so clear because the output voltage, input voltage and current cannot be considered constants. Therefore it is theoretically impossible to linearize the system and have an accurate power stage model. This is always a difficulty when modelling any single phase PFC circuit.