Partitioning Digitally Programmable Power-Control for Applications to Ballasts

Douglas C. Hopkins, Ph.D. Energy Systems Institute 312 Bonner Hall, University at Buffalo Buffalo, New York 14260-1900 d.hopkins@ieee.org

Abstract: The move to full digital control of power electronic circuits has been mixed. This paper describes the procession of technology to embed digital power control in power supply circuits, with particular attention to dimmable fluorescent lighting ballasts. Partitioning of power circuits shows a near optimum match with the evolving System on Chip (SoC) approach taken for microcontrollers to provide an integrated digital power control. A performance description of several approaches is given with performance bounds.

I. INTRODUCTION

The move in the industry to fully digital control of power electronic circuits has been mixed. The use of microcomputers in lighting applications developed in the early 1980s as reputable energy savings data showed acceptable payback periods [1]. Typically, they were used for zoned control of lighting levels and scheduling, and



Figure 1 Power blocks and partitioning

they directly addressed ballasts as controllable power amplifier blocks [2] (*side note:* The system cost \$1.02/sq.ft. with a two-year payback). Command sets were limited mostly to on/off and dimming.

James Moronski Binghamton University c/o 316 Rayelene Dr. Vestal, New York 13850 jim@moronski.com

Microcomputer use was expanded in the mid 1990s from system level control to include supervision functions [3]. It was programmed to control subsystems and perform complete system self-test, including interrogation of the ballast, to ensure correct operation and to reduce maintenance costs.

At the higher performance end, DSP control has been applied extensively in embedded motion control, and over the last three years, moved slowly into static, three-phase converters with some application to single phase. One application area of interest is power factor correction (PFC) circuits [4,5]. These algorithms are applicable to lighting ballasts as well as in motion control and active filtering. However, application to residential and commercial ballasts and systems does not appear practical due to cost and development complexity (relatively speaking).

For low-end applications in dimmable lighting ballasts and power supplies, control is primarily accommodated by analog ASICs to attain low cost. These chips are usually dedicated to lamp types, configurations, communications and control interface. However, recently to broaden the market defined by a chip, hardware programmable power-control ASICs have been developed to lower system costs, yet retain high performance. There does not appear to be a generalized fully digital ballast approach for complete power circuit control readily available and proven in the marketplace.

An intermediate approach between analog and all digital melds a digital communications interface to an analog ballast controller. A recent approach for dimmable fluorescent lighting ballasts by International Rectifier [6] uses a Microchip PIC16F628 for communications to a system controller (through a two wire protocol - DALI¹). The PIC16F628 is a FLASH-based 8-bit CMOS Microcontroller. The microcontroller, then, outputs a PWM signal, which is filtered and sent to an IR 2159 hardware-programmable analog ballast-controller chip for dimming control. The ballast-controller chip has on chip high-voltage level translation for direct drive of the power inverter stage. The remainder of the power stage uses a PFC controller

¹ DALI, Also known as: EN 60229, IEC 929, is an evolving IEC standard, IEC 60929, due for completion in September 2002. The protocol covers dimming of up to 64 addressable ballasts.

chip, such as the L6561D from STMicroelectronics (per the IR app note). It is important to note the system partitioning dividing the low voltage control and the high voltage power drivers. IR technology has an advantage in the low versus high voltage partitioning.

A fully digital approach is very timely to the industry and can bring some unexpected benefits, such as

- The controller can be programmed in manufacturing for changes within a product family. Thus, reducing stocking fees.
- Digital can provide on-board diagnostics.
- Ballasts can be field programmable, for retrofit updating.
- New opportunities in intellectual property are available, whereas "physical circuit configurations" now limit many manufacturers. Digital algorithms have replaced physical implementations of functions.

In the examples given, there is sufficient computational power to run supervisory control of the ballast and communications at a networked systems level. However, there are several chips needed for control of the PFC, inverter and communications functions, where communications has a wide spectrum of needs depending on approach. The recent increase in processing speed and the use of embedded functions as found in the latest System on Chip (SoC) microcontrollers may provide the needed functional combinations to provide a complete, fully digital, fluorescent ballast controller. Though low to high voltage interface will need traditional approaches.

A. Communications

When ballast control is implemented in purely digital SoC, most protocols and hardware used to network these ballasts with a system (building) controller can be optimized in the SoC. Current protocols that include power line carrier, DALI, Lon Works, and simple analog voltage level representation have been developed around the idea that there is a communications controller located within the ballast, but not actually controlling the ballast operation of the PFC, inverter, etc. (Rightly so, since some of these protocols are licensed and are expensive to implement.) Since there is no "intimate" connection between communications hardware and power controller, much information about the current state of the power conversion hardware and load is not available. [10]

With the integration of the communications controller with power control, operational parameters can be remotely and dynamically changed with immediate feedback. Also, new, cheaper and easier to implement protocols and algorithms can be developed that leverage the available hardware within the SoC. Libraries of functions may evolve as now occurring with DSP applications.

A robust communications protocol that has seen slow acceptance because of RX/TX chip costs is LonWorks by Echelon Corporation (circa 1990). The Echelon chip sets are the centerpiece to a lighting system and can provide power line carrier communications. There is a complete protocol for twoway communications. A ballast design is reported in [7] which uses the IR 2111 for inverter control, a Motorola MC34262 for the PFC control and the Echelon 3120 Neuron Chip for control. The 3120 Neuron Chip includes three CPUs, on-board nonvolatile and random-access memory, an applications I/O port, and a network communications port which implements Echelon's LonTalk protocol. The communication stage is based on the power-line transceiver module PLT20 from Echelon.

DALI, as mentioned earlier, is a communications protocol for dimming and on/off controls of electronic lighting ballasts. It is designed exclusively for lighting and is a development of the European companies Helvar, Huco, Philips, Osram, Tridonic, Trilux and Vossloh-Schwabe companies.

A system using DALI would have up to 64 ballasts connected along a twisted-pair cable. Maximum network size is 300m, thus suitable for mid-size rooms and standalone systems. Sixty-four unique ballasts can be identified, and sixteen groups of ballasts. DALI messages consist of 1 start bit, 8 address bits, 8 databits, and 2 stopbits. A reply consists of 1 startbit, 8 databits, and 2 stopbits.

Typical DALI network commands are "set light level", "go to minimum level", "turn lamp off", "set light at predefined level", "return light level", and "return status". Light levels are specified via a logarithmic regulation curve, running from 0.1% to 100%, specified in an 8 bit number. Operating parameters can be changed and stored dynamically in the ballast's memory, i.e. sixteen different light levels, fade time, fade rate, minimum light level, maximum light level, actual light level. Diagnostics include the status of each ballast and lamp. (See user group at DALI AG at http://www.dali-ag.org)

To determine the feasibility of using a microcontroller, such as the Cypress PSoC series, requires a review of the partitioning of the power functions, and considerable re-thinking of control implementation and algorithm development to keep performance high and costs low. This paper describes power control partitioning for a generalized set of power topologies (resonant and bridge topologies), and a System on Chip (SOC) approach to lay the ground work for an integrated digital controller approach.

II. POWER PARTITIONING

A generic off-line power structure is composed of several power building blocks as shown in Fig. 1. In recent years several new topologies have been proposed that combine the PFC and inverter stages [8]. However, these do not lend themselves to dimming across a suitable range. The traditional parallel-loaded series resonant inverter remains the common topology in use. The categorization is consistent with the PEBB [9] approach. For lighting ballasts the specific blocks of interest are the PFC, inverter and communications. The blocks require both control and monitoring for operation and fault conditions. A minimum set of control and sensed parameters is given in Table 1.

The control for the PFC and inverter are subdivided into circuit and system control requirements. The fault handling in the circuit control drives the requirements in performance and often limits a digital approach. Hence, clear definitions of the control functions are required to create the proper performance specification for a digital controller design. The present day operating parameters for dimmable fluorescent ballasts fall generally into the following values

PFC:

- PWM drive
- Critically continuous operation
- Switching frequency between 20kHz and 150kHz Inverter:
- ZVS super synchronous drive
- 40kHz to 60kHz, Q<5
- Shared lamp and filament power

III. DEVELOPMENT OF A DIGITAL CONTROLLER

Today's microcontrollers integrate many of the required power blocks that are required for power control. For example, in Microchip Corporation's PIC series of microcontrollers there are PWM, ADC, Comparator and Timer functional blocks. Unfortunately, many microcontrollers that offer extended digital and analog functionality are designed for the general embedded control populace. The designer may end up with functions that are not usable and too few blocks that are required for full function implementation. Extending the unusable blocks in software or developing entirely "soft" blocks may be required. Doing so reduces the available execution cycles from the control and supervisory functions resulting in poor performance or at the worst, failure to implement a given set of design criteria.

To overcome this problem, there are microcontrollers with integrated, programmable digital and/or analog elements. Cypress MicrosSystems has developed a unique microcontroller. The Programmable System on Chip (PSoC) approach contains totally configurable analog and digital functional elements (onchip peripherals). A System on Chip (SoC) is ideal for applications in power control, particularly dimmable electronic ballasts. Now, previously code intensive activities can be "programmed" into embedded hardware offloading the microprocessor, and allowing more time for control, diagnostics and feature functions. Since the lighting ballast environment is *relatively* static, a SoC approach provides functional partitioning to allow the needed interface for a variety of communications standards used in external ballast control.

TABLE 1. Generic power functions and Features

Fault parameters Circuit parameters Feature parameters

Over voltage	dc-bus voltage	Sensor inputs
Under voltage	Lamp (load)	Communications
Over current	Inrush limiting	End-of Life
Lamp out	Temperature	

The SoC approach also allows implementation of a specific feature set that generously accommodates ballast design. The PFC and ballast inverter stage PWMs would be implemented using several digital blocks while the associated ADCs and comparators can be formed using analog blocks. There appears to be sufficient digital and analog blocks remaining to implement the majority of relevant communications standards. Any external PWM controllers and ADCs are eliminated along with "hardware programmable" discrete solutions which require external resistors and capacitors.



Figure 2. Software blocks for functional configuration

There are several layers of definition that must be developed. At the lowest level is the configuration of the individual analog and digital blocks, such as amplifiers, comparators and registers, to form ADCs, PWMs and timers. A typical configuration of blocks for a ballast controller is shown in Fig. 2. Here, performance specifications are set by the functional implementations within silicon. The remaining levels are firmware and software implementations profiling and customizing the functions for power control and applications.

To simplify design, a simple piece of user interface software can be developed to assist the ballast designer in the development. In this case, the ballast designer would need to know little about the type or manufacturer of the microcontroller, just how to enter a few basic parameters such as lamp type, line voltage and dimming protocol. After obtaining these environmental parameters, the software would "design" the circuit and implement the required firmware. In addition, a bill of materials and schematic would be produced. As a benefit, since an SoC's analog and digital block functionality is programmable, system topology and communications standard can be changed quite easily without serious redevelopment.

Using high level software for design support is already available in several forms. International Rectifier has downloadable software for "near on-line" design of ballasts by providing component values and reference designs for their discrete-hardware programmable ballast The SYSTEL Development and controller chips. Industries, Ltd. provide software and a programming box that attaches to a personal computer for programming of their ballast ASIC controller chips. The Cypress MicroSystems development tools have also been developed for high level configuration of their SoC series through a graphical interface with drag and drop system construction with pull-down data entry. The "PSoC Designer" helps the designer select an operating configuration for the microcontroller, write application code that uses the microcontroller, and debug the application. The system provides design database management, an integrated debugger with in-circuit emulator, in-system programming support and a macro assembler. [11]

4. APPLICATION TO LIGHTING SYSTEMS

A first-generation integrated digital controller has been developed for application to lighting ballast control by SYSTEL D&I Ltd., per data reported on their website. The controller integrates several power processing functions including on-chip control of the PFC, switch matrix, monitoring and fault management. For value-add in lighting, the controller is also enabled with power-linecarrier (PLC) communications and multiple interfaces for various consumer and industrial communication protocols. This demonstrates the value in moving to a digital approach to drive down system-level costs.

A digital approach allows the use of an end-useroriented development system for real-time controller development on the bench. The application of the SYSTEL programmable, system-on-chip (SoC) power-control ASIC is shown in Fig. 3 as applied to a traditional parallel-loaded series resonant fluorescent ballast circuit. Included are all the operating and fault controls for the PFC, bridge and dimming control, along with power-line-carrier communications.

5. CONCLUSIONS

The move to all digital control has been mixed, dependent on processor speed and functional partitioning. High-end applications, as in motion control, typically use DSP controllers. For low end, low cost systems, DSPs are too expensive with significant overhead in complexity. Microprocessors are used for monitoring, supervision and system level control. Dedicated hardware-programmable



Figure 3. Example ballast system with SoC controller

ASICs are used for both circuit control and cascaded with microcontrollers for communications.

An all-digital approach at the low end has not been readily available, in part, because of the need to develop highspeed digital power-control and associated algorithms. However, several recent microcontrollers have included onchip functions, such as programmable PWM and A/D converters. Of great significance is the development of microcontrollers with re-configurable functional blocks. This allows the optimization in control partitioning for complete alldigital ballast control.

REFERENCES

 F. M. Rubenstien and M. Karayel, "The Measured Energy Savings form Two Lighting Control Strategies," *IEEE Trans. on Ind. App.*, Vol. IA-20, No. 5, pp. 1189-1197, Sept./Oct. 1984.

- W. R. Alling, "The Integration of Microcomputers and Controllable Output Ballasts - A New Dimension in Lighting Control," *IEEE Trans. on Ind. App.*, Vol. IA-20, No. 5, pp. 1198-1205, Sept./Oct. 1984.
- 3. J. M. Alonso, et.al., "A Microcontroller-based Emergency Ballast for Fluorescent Lamps," IEEE Trans. on Ind. Elect., Vol. 44, No. 2, pp 207-216, April 1997.
- J. Zhou, et. al., "Novel DSP Controled 2 kW PFC converter with at simple sampling algorithm," IEEE Applied Power Elect. Conf., New Orleans, LA, pp/ 434-437, 6-10 February 2000
- S. Mobin, H. Takano and M. Nakaoaka, "State Variable Based Simulation of Active PFC Converter Systems with DSP Control Scheme," IEEE Ind. Appl. Soc. Annual Meeting, pp. 2520-2525, 1999.
- C. Contenti, "Digitally Addressable DALI Dimming Ballast," IEEE Applied Power Elect. Conf., Dallas, Texas, March 10-14, 2002
- 7. J. M. Alonso, et. al., "Development of a Distributive Control Scheme for Fluorescent Lighting Based on

LonWorks Technology," *IEEE Trans. on Industrial Elect.*, Vol. 47, No. 6, pp. 1253, 1262, December 2000.

- 8. R. N. do Prado, et. al., "Comparison among Electronic Ballasts Topologies with High Power Factor," IEEE Applied Power Elect. Conf., Anaheim, CA, 4-8 March 2001.
- I. Celanovic, et. al., "A New Novel Digital Controller for the Next Generation of Power Electronics Building Blocks," Applied Power Electronics Conference, New Orleans, LA, 6-10 February 2000.
- F. Rubinstein, S. Johnson and P. Pettler, "IBECS: An Integrated Building Environmental Communications System—It's Not Your Father's Network," 2000 ACEEE Summer Study on Energy Efficiency in Buildings, August 20-25, 2000,Pacific Grove, CA. See also Ernest Orlando Lawrence Berkeley National Laboratory report: LBNL-46009, L-220.
- 11. Cypress Microsystems "Advance Information CMS10002A -R3,13," or reference data sheet for CY8C25xxx/26xxx. http://www.cypressmicro.com/tech.