APPENDIX C

FLYBACK - DISCONTINUOUS INDUCTOR CURRENT - DIRECT DUTY CYCLE CONTROL

106

100

Example 1: 12 Volt, 60 Watt Output 40 FLYBACK, DISCONTINUOUS MODE $f_s = 80 \text{ kHz}, T = 12.5 \mu \text{sec}$ DUTY CYCLE CONTROL 20 $V_{in} = 12$ to 24 V Control to Output Gain Vc/Vc $V_0 = 12 V$, $I_0 = 0.5 to 5 A$ ð $R_0 = 24$ to 2.4 Ohms SAIN (8) -20 $I_{sc} = 6$ A Short Circuit Limit Discontinuous Current Mode Boundary -40 Duty Cycle Limit at Isc, min Vin: $D_{max} = 1/(1+V_{in}/V_0) = 0.5$ -60 Max. $t_d = (1-D)T = 6.25 \ \mu sec$ [Hz] 1 10 100 16 0 Max. $I_p = 2I_{sc}/(1-D) = 2x6/0.5 = 24$ A PHASE $L = (V_0 + V_f) t_d / I_p = 13x6.25/24 = 3.4 \mu H$ -90 ESR Max for 0.1 V_{pp} Ripple at $I_0 = 5A$: -180 $R_{c} = 0.1/20A = 5 m\Omega max (1 m\Omega min).$ $C = 20,000 \ \mu F$ Basic Equations --- Duty Cycle Control: $D = V_c / V_s$: DC Relationships $V_{0} = V_{in}D\left(\frac{R_{0}}{2Lf}\right)^{\frac{1}{2}} = V_{in}\frac{V_{c}}{V_{s}}\left(\frac{R_{0}}{2Lf}\right)^{\frac{1}{2}}$ (1a) $V_{c} = \frac{V_{0}V_{s}}{V_{in}}\left(\frac{2Lf}{R_{0}}\right)^{\frac{1}{2}}$ (1)Control to Output $\frac{v_0}{v_c} = \frac{V_{in}}{V_s} \left(\frac{R_0}{2Lf}\right)^{\frac{1}{2}} H_e(s) , \qquad H_e(s) = \frac{1+s/\omega_Z}{1+s/\omega_p} , \quad \omega_p = \frac{2}{R_0C} , \quad \omega_Z = \frac{1}{R_cC}$ (2) Line to Output $\frac{v_0}{v_{in}} = \frac{V_c}{V_s} \left(\frac{R_0}{2Lf}\right)^{\frac{1}{2}} H_e(s) = \frac{V_0}{V_{in}} H_e(s)$ (3) Corner Frequencies from Equation (2): f_p = 2/(2\pi R_0 C) = 15.92/R_0 = 6.63 Hz at 2.4 Ω , .663 at 24 Ω $f_z = 1/(2\pi R_c C) = 7.95/R_c = 1590 \text{ Hz at 5 m}\Omega$, 7950 Hz at 1 m Ω Low Frequency Gain from Equation (2) $(V_s = 2.5 \text{ V for UC1524A})$ $v_0/v_c = .542V_{in} - \sqrt{R_0} = 20.2$ (26.7 dB) at 24 V, 2.4 Ω = 31.9 (30.1 dB) at 12 V, 24 Ω V_c must be clamped to 1.25 V to limit Duty Cycle to 0.5 max.

Control I.C.: UC1524A

Crossover frequency (0 dB loop gain):

 $f_{c} = f_{s}/4 = 20 \text{ kHz}$

E/A gain needed at 20 kHz = 21.5 dB

ESR zero, f_z , cancelled by pole f_p at max $f_z/10$. This increases low frequency gain and adds 45° more phase lag, still leaving a phase margin of 45°:

 $f_{p} = \max f_{z} / 10 = 795 \text{ Hz}$

E/A gain required below fp is:

$$21.5 + 201 \log(20,000/795) = 49.5 dB$$

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_0 V_s}{V_{in}} \left(\frac{2Lf}{R_0} \right)^{\frac{1}{2}} = \frac{12x2.5 - /3.4x.08}{V_{in} - \sqrt{R_0}} = 0.188 \text{ to } 1.19 \text{ V.} \quad \Delta V_c = 1.0 \text{ V}$$

Output voltage error with actual E/A DC gain of 298 (49.5 dB):

 $\Delta V_{O} = \Delta V_{C}/298 = 3.4 \text{ mV}$ (120 mV = 1% regulation)

<u>Implementation:</u> Circuit of Appendix A-1 (omit R_p and C_p)

UC1524A has transconductance error amplifier (gm = .002)

With $R_f = 3M\Omega$, max. gain = gm $R_f = 6000$ (75.6 dB, > 64 dB required, OK)

Gain required below $f_p = 298 (49.5 \text{ dB}) = R_f/R_i$.

 $R_i = 3M/298 = 10K$

Pole at 795 Hz:

 $C_f = 1/(2\pi f_p R_f) = 67 \ pF$



Example 2	2: 12	Volt,	60 W	latt	Output



All power circuit parameters are the same as Example 1.

Basic Equations -- Voltage Feedforward: $D = V_c/V_s$, $V_s = V_{in}/K$, $K = V_{in}D/maxV_c$ DC Relationships: $V_{O} = V_{inD} \left(\frac{R_{O}}{2Lf} \right)^{\frac{1}{2}} = KV_{C} \left(\frac{R_{O}}{2Lf} \right)^{\frac{1}{2}}$ (1a) $V_{C} = \frac{V_{O}}{K} \left(\frac{2Lf}{R_{O}} \right)^{\frac{1}{2}}$ (1) Control to Output Gain: $\frac{v_o}{v_c} = K \left(\frac{R_o}{2Lf}\right)^{\frac{1}{2}} H_e(s) , \qquad H_e(s) = \frac{1+s/\omega_z}{1+s/\omega_p} , \quad \omega_p = \frac{2}{R_oC} , \quad \omega_z = \frac{1}{R_cC}$ (2) Line to Output Gain: $\frac{\mathbf{v}_0}{\mathbf{v}_{in}} = 0$ (3) Inherent good line regulation and audio susceptibility Corner Frequencies from Equation (2): $f_p = 2/(2\pi R_0 C) = 15.92/R_0 = 6.63$ Hz at 2.4 Ω , .663 at 24 Ω $f_z = 1/(2\pi R_c C) = 7.95/R_c$ = 1590 Hz at 5 mΩ, 7950 Hz at 1 mΩ Low Frequency Gain from Equation (2) $(\max V_c = 3.5 \text{ V for UC1840})$ $K = V_{in}D/maxV_c = 12x0.5/3.5 = 1.71$ (feedforward factor) $v_0/v_c = 2.52 - \sqrt{R_0} = 3.91$ (11.8 dB) at 2.4 Ω

= 12.35 (21.8 dB) at 24
$$\Omega$$
 V_{in} = 12 to 24 V

Control I.C.: UC1840

Crossover frequency (0 dB loop gain)

 $f_{c} = f_{s}/4 = 20 \text{ kHz}$

E/A gain needed at 20 kHz = 35.8 dB

ESR zero, f_z , is cancelled by pole f_p at max $f_z/10$. This increases low frequency gain and adds 45° more phase lag, still leaving 45° phase margin.

 $f_{p} = \max f_{z} / 10 = 795 \text{ Hz}$

E/A gain required below f_p is:

$$35.8 + 2010g(20,000/795) = 63.8 dB$$

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_o}{K} \left(\frac{2Lf}{R_o} \right)^{\frac{1}{2}} = \frac{12 - \sqrt{2x3.4x.08}}{1.71 - \sqrt{R_o}} = 1.05 \text{ to } 3.33 \text{ V.} \quad \Delta V_c = 2.28 \text{ V}$$

Output voltage error with actual E/A DC gain of 1550 (63.8 dB):

 $\Delta V_{o} = \Delta V_{c}/1550 = 1.5 \text{ mV}$ (120 mV = 1% regulation)

<u>Implementation:</u> Circuit of Appendix A-1 (omit R_p and C_p)

Voltage feedforward factor, K, in UC1840 is set by an independent ramp generator whose slope varies directly with V_{in} . A minimum ramp charging current of 36 μ A is chosen (near the bottom end of the optimum range).

$$R_{r} = \min V_{in} / \min I_{r} = 12/36 \mu A = 330 K$$

dv/dt = I_r/C_r = V_{in}/R_rC_r = max v_c/t_{on}. R_rC_r = V_{in}t_{on}/max V_c = K/f
C_r = K/fR_r = 1.71/(80Kx330K) = 65 pF

UC1840 has voltage mode amplifier with 65 dB gain, > 63.8 dB required, OK.

 $R_f = 3 M$, chosen somewhat arbitrarily because of high gain required.

Gain required below $f_p = 1550 (64 \text{ dB}) = R_f/R_i$. $R_i = 3M/1550 = 2K$.

Pole at $f_p = 795$ Hz: $C_f = 1/(2\pi f_p R_f) = 67 \text{ pF}$







<u>Basic Equations — Current Mode Control:</u>

 $I_p = KV_c$, $K = maxI_p/maxV_c$ DC Relationships: $V_{o} = V_{in} D \left(\frac{R_{o}}{2Lf}\right)^{\frac{1}{2}} = K V_{c} \sqrt{R_{o} Lf/2} \qquad (1a) \quad V_{c} = \frac{V_{o} \sqrt{2}}{K \sqrt{LfR_{o}}}$ (1)Control to Output Gain: $\frac{v_0}{v_0} = K - \sqrt{RoLf/2} H_e(s)$, $H_e(s) = \frac{1 + s/\omega_Z}{1 + s/\omega_D}$, $\omega_p = \frac{2}{R_0C}$, $\omega_z = \frac{1}{r_0}$ (2) Line to Output Gain: $\frac{\mathbf{v}_0}{\mathbf{v}_1} = 0$ Inherent good line regulation and audio susceptibility. (3) Corner Frequencies from Equation (2): $f_{\rm p} = 2/(2\pi R_0 C) = 15.92/R_0 = 6.63$ Hz at 2.4 Ω, .663 at 24 Ω $f_z = 1/(2\pi R_c C) = 7.95/R_c$ = 1590 Hz at 5 mΩ, 7950 Hz at 1 mΩ Low Frequency Gain from Equation (2) $(V_c \text{ clamped to 2.4 V for 24 A I_{sc}})$ $K = maxI_p/maxV_c = 24/2.4 = 10$ $v_0/v_c = 3.7 - \sqrt{R_0} = 5.73$ (15.2 dB) at 2.4 Ω $V_{in} = 12 \text{ to } 24 \text{ V}$ = 18.1 (25.2 dB) at 24 Ω

Control I.C.: UC1846

Crossover frequency (0 dB loop gain)

 $f_{c} = f_{s}/4 = 20 \text{ kHz}$

E/A gain needed at 20 kHz = 32 dB

ESR zero, f_z , is cancelled by pole f_p at max $f_z/10$. This decade offset increases low frequency gain and adds 45° more phase lag, still leaving 45° phase margin.

 $f_{p} = \max f_{z} / 10 = 795 \text{ Hz}$

E/A gain required at and below f_p is:

$$32 + 2010g(20,000/795) = 60 \text{ dB}$$

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):



(1a)
$$V_c = \frac{V_o - \sqrt{2}}{K - \sqrt{LfR_o}} = \frac{12 - \sqrt{2}}{10 - \sqrt{3.4x.08R_o}} = 3.25 / -/R_o = 0.664 \text{ to } 2.1 \text{ V.} \quad \Delta V_c = 1.44 \text{ V}$$

Output voltage error with actual E/A DC gain of 1000 (60 dB):

 $\Delta V_0 = \Delta V_c / 1000 = 1.44 \text{ mV}$ (120 mV = 1% regulation)

<u>Implementation:</u> Circuit of Appendix A-1 (omit R_p and C_p)

Current control factor (K = 10) is set with the UC1846 by the fixed gain (3X) of the current amplifier and the current sampling resistor, R_s :

 $K = I_p/V_c = 10 = 1/(3R_s)$. $R_s = 1/(30) = .033 \Omega$

UC1846 error amplifier gain limit >80 dB with R_f >30K, > 60 dB required, OK.

 $R_f = 3 M$, chosen somewhat arbitrarily because of high gain required.

Gain required below $f_p = 1000$ (60 dB) = R_f/R_i . $R_i = 3M/1000 = 3K$.

Pole at $f_p = 795$ Hz: $C_f = 1/(2\pi f_p R_f) = 67$ pF



$$v_0/v_c = V_{in}/5 = 12$$
 (21.6 dB) at 60 V
= 6 (15.6 dB) at 30 V

Control I.C.: UC1524A Crossover frequency (0 dB loop gain):

 $f_{c} = f_{s}/4 = 10 \text{ kHz}$

E/A gain needed at 10 kHz = 21.5 dB

A pole at low frequency (<1 Hz) provides enough gain at low frequencies to meet regulation requirements.

Two second order filter poles at f_0 are compensated by two zeros at $f_z = f_0/2$. This provides additional phase shift at f_0 for sudden second order transition.

 $f_{\tau} = 325/2 = 162$ Hz

ESR zero, f_z , is canceled by pole f_p at least 5 times above f_0 to avoid adding more phase lag at f_0 . This happens to coincide with min. ESR zero, f_z .

 $f_p = 1590$ Hz with 21.5 dB gain

E/A gain required at f_z is: $21.5 - 20\log(1590/162) = 1.7 \text{ dB}$

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_0 V_s}{V_{in}} = \frac{12x5}{V_{in}} = 1$$
 to 2 V. $\Delta V_c = 1$ V

Output voltage error with actual E/A DC gain of 180 (45 dB at 1 Hz):

 $\Delta V_{0} = \Delta V_{c} / 180 = 5.5 \text{ mV}$ (120 mV = 1% regulation)

<u>Implementation</u>: Circuit of Appendix A-2 (omit R_p , C_p and R_{fp})

UC1524A has transconductance error amplifier (gm = .002). Min. load resistance (min R_{fz}) is 30K. R_{iz} is appx. $1xR_{fz}$ (gain is 1.7 dB at f_z).

Set $R_{iz} = 50K$

Zero 2 at 162 Hz: $C_i = 1/(\omega_{z2}R_{iz}) = 1/2\pi 162 \times 50K = .02 \ \mu F$

Pole 2 at 1590 Hz:
$$R_{ip} = R_{iz}/(R_{iz}\omega_{p2}C_i - 1) = 50K/(50K \times 2\pi 1590 \times .02) = 5.6K$$

1.7 dB (1.22) gain at 162 Hz: $R_{fz} = 1.22(R_{ip} + R_{iz}) = 68K$

Zero 1 at 162 Hz: $C_f = 1/(\omega_{z1}R_{fz}) = 1/(2\pi 162 \times 68K) = .0144 \ \mu F$

Pole 1 at 0 Hz: Omitting R_{fp} (open), $\omega_{p1} = 0$. Actual pole occurs at 80 dB gain limit of UC1524A error amplifier at a frequency well below 1 Hz.

2C-8







Basic Equations -- Voltage Feedforward $D = V_C/V_S, V_S = V_{in}/K, K = V_{in}D/maxV_C$ DC Relationships: (1) $V_O = V_{in}D = KV_C$ (1a) $V_C = \frac{V_O}{K}$ Control to Output Gain: (2) $\frac{V_O}{V_C} = K H_e(s)$. $H_e(s) = \frac{1 + s/\omega_O}{1 + (s/\omega_O)/Q + (s/\omega_O)^2}$, $\omega_O = \frac{1}{-\sqrt{LC}}$, $\omega_Z = \frac{1}{R_cC}$ Line to Output Gain: (3) $\frac{V_O}{V_{in}} = 0$ Inherent good line regulation $Q = \frac{R_O}{\omega_O L}$ Corner Frequencies from Equation (2): $f_O = 1/(2\pi\sqrt{LC}) = 325 \text{ Hz}$ $f_Z = 1/(2\pi R_cC) = 39.8/R_c = 1590 \text{ Hz}$ at 25 mΩ, 7950 Hz at 5 mΩ

Low Frequency Gain from Equation (2) $(\max V_c = 3.5 \text{ V for UC1840})$: $K = V_{in}D/\max V_c = 30 \times 0.5/3.5 = 4.29$ (feedforward factor) $v_0/v_c = V_{in}/5 = 4.29$ (12.6 dB) at 30 to 60 V in.

2C-9

BUCK - CONTINUOUS INDUCTOR CURRENT - VOLTAGE FEEDFORWARD CONTROL

Error Amplifier Compensation:

Control I.C.: UC1840 Crossover frequency (0 dB loop gain):

 $f_{c} = f_{s}/4 = 10 \text{ kHz}$

E/A gain needed at 10 kHz = 31 dB

A pole at low frequency ($\langle 1 \text{ Hz} \rangle$ provides enough gain at low frequencies to meet regulation requirements.

Two second order filter poles at f_0 are compensated by two zeros at $f_z = f_0/2$. This provides additional phase shift at f_0 for sudden second order transition.

 $f_z = 325/2 = 162$ Hz

ESR zero, f_z , is canceled by pole f_p at least 5 times above f_o to avoid adding more phase lag at f_{0^*} . This happens to coincide with min. ESR zero, f_z .

$$f_p = 1590$$
 Hz with 31 dB gain



E/A gain required at f_z is: 31 - 2010g(1590/162) = 11.2 dB

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_0}{V} = \frac{12}{4.29} = 2.8 \text{ V constant DC.} \quad \Delta V_c = 0$$

DC Output voltage error is theoretically zero. Loop gain is required only for good dynamic response.

<u>Implementation</u>: Circuit of Appendix A-2 (omit R_p , C_p and R_{fp})

Voltage feedforward factor, K, in UC1840 is set by an independent ramp generator whose slope varies proportional to V_{in} . Minimum ramp charging current of 30 μ A is chosen, near the bottom of the optimum range.

$$R_{r} = \min V_{in} / \min I_{r} = 30/30 \mu A = 1M$$

dv/dt = I_r/C_r = V_{in}/R_rC_r = max v_c/t_{on}. R_rC_r = V_{in}t_{on}/max v_c = K/f
C_r = K/fR_r = 4.29/(40Kx1M) = 107 pF

Set $R_{iz} = 50K$. With gain appx. 4 at 162 Hz (f_z), R_f of 200K is 0K to drive.

Zero 2 at 162 Hz:
$$C_i = 1/(\omega_{z2}R_{iz}) = 1/2\pi 162 \times 50K = .02 \ \mu F$$

Pole 2 at 1590 Hz:
$$R_{in} = R_{iz}/(R_{iz}\omega_n 2C_i - 1) = 50K/(50K \times 2\pi 1590 \times .02) = 5.6K$$

11.2 dB (3.63) gain at 162 Hz:
$$R_{fz} = 3.63(R_{ip} + R_{iz}) = 202K$$

Zero 1 at 162 Hz:
$$C_f = 1/(\omega_{z1}R_{fz}) = 1/(2\pi 162 \times 200K) = .0049 \ \mu F$$

Pole 1 at 0 Hz: Omitting R_{fp} (open), $\omega_{p1} = 0$. Actual pole occurs at 80 dB gain limit of UC1840 error amplifier at a frequency below 1 Hz.



Basic Equations -- Current Mode Control: $I_{L} = KV_{c}, \quad K = \max I_{L} / \max V_{c}$ DC Relationships: $V_{O} = I_{L}R_{O} = KV_{C}R_{O} \qquad (1a) \quad V_{C} = \frac{V_{O}}{KR_{O}}$ (1)Control to Output Gain: $\frac{v_0}{v_c} = KR_0 H_e(s), \qquad H_e(s) = \frac{1 + s/\omega_z}{1 + s/\omega_p} , \quad \omega_p = \frac{1}{R_0C} , \quad \omega_z = \frac{1}{R_cC}$ (2) Line to Output Gain: $\frac{v_0}{v_{in}} = 0$ Inherent good line regulation and audio susceptibility (3) Corner Frequencies from Equation (2): $f_p = 1/(2\pi R_0 C)$ = 66.3 Hz at 0.6 Ω, 6.63 Hz at 6 Ω $f_z = 1/(2\pi R_c C) = 39.8/R_c$ = 1590 Hz at 25 mΩ, 7950 Hz at 5 mΩ (max V_c clamped to 2.5 V for 25 A I_{sc}):

Low Frequency Gain from Equation (2) $(\max V_c \text{ clamped to } 2.5 \text{ V for } 25 \text{ A } I_{sc})$: $K = \max I_L / \max V_c = 25/2.5 = 10$ $v_0 / v_c = KR_0 = 6 (15.6 \text{ dB}) \text{ at } 0.6 \Omega, 60 (35.6 \text{ dB}) \text{ at } 6 \Omega$

Control I.C.: UC1846 Crossover frequency (0 dB loop gain): $f_c = f_s/4 = 10$ kHz E/A gain needed at 10 kHz = 12 dB

ESR zero, f_{zc} , is canceled by pole f_p at max $f_z/10$. This decade offset increases low frequency gain and adds 45° more phase lag, still leaving 45° phase margin.

$$f_{\rm p} = \max f_{\rm z} / 10 = 795 \text{ Hz}$$

E/A gain required at and below f_p is:

$$12 + 2010g(10000/795) = 34 \text{ dB} (50)$$

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_o}{KR_o} = \frac{12}{10R_o} = 0.2 \text{ to } 2 \text{ V.} \quad \Delta V_c = 1.8 \text{ V}$$

Output voltage error with actual E/A gain of 50 (34 dB)

 $\Delta V_{o} = \Delta V_{c} / 50 = 36 \text{ mV}$ (0.3% regulation)

Implementation: Circuit of Appendix A-1 (omit R_p and C_p)

Current control factor, K = 10, in the UC1846 is set by the fixed gain (3X) of the current sense amplifier together with current sampling resistor R_s .

 $K = I_{\rm L}/V_{\rm c} = 10 = 1/(3R_{\rm s})$. $R_{\rm s} = 1/30 = .033 \ \Omega$

UC1846 error amplifier gain limit is >80 dB with R_f >30K. 34 dB needed, OK

Gain required at and below $f_p = 795$ Hz is 50 (34 dB) = R_f/R_i .

Let
$$R_f = 500K$$
, $R_i = R_f/50 = 10K$

1 Pole at $f_p = 795$ Hz. $C_f = 1/(2\pi f_p R_f) = 400 \text{ pF}$

Slope compensation: Current downslope is $4A/20\mu s$, or 5A projected over 25 μs period, equating to 5x.033 = .165 volts p-p at input of current sense amplifier. Compensation ramp should be .165/2 = .082 V positive ramp. UC1846 oscillator ramp is 2 V. A 24:1 divider provides .083 V. Put 1K between current sense R_s and current sense amplifier input, and 24K from timing capacitor C_t to current sense ampl. input.



FLYBACK - CONTINUOUS INDUCTOR CURRENT - DIRECT DUTY CYCLE CONTROL

Example 7: 12 Volt, 60 Watt Output 40 FLYBACK, CONTINUOUS MODE DUTY CYCLE CONTROL $f_{e} = 80 \text{ kHz}, T = 12.5 \text{ usec}$ 20 $V_{in} = 12$ to 24 V $V_0 = 12 V$, $I_0 = 0.5 to 5 A$ D $R_0 = 24$ to 2.4 Ohms GAIN (d8) I_{sc} = 6 A Short Circuit Limit -20 Conteni to Dutnut Gas Continuous Current Mode Boundary: -40 ſ, Min. $I_0 = 0.5 A$ $D = V_0/V_0 + V_i$ = 0.33 to 0.5 -60 106 1006 (Hz) 1 10 300 18 Max. $\Delta I_{L} = 2(\min I_{0})/(1-D\min) = 1.5$ A 0 PHASE $t_{off} = 12.5(1-D) = 8.33 \ \mu s \ max$ -90 $L = V_{otoff} / \Delta I_{L} = 12x8.33 / 1.5 = 72 \mu H$ $I_{\text{Imax}} = \max_{\text{max}I_0} / (1 - D_{\text{max}}) = 10 \text{ A}$ -180 ESR Max for 0.1 V_{pp} Ripple at I_L = 10 A: $R_c = 10 \text{ m}\Omega \text{ max} (2 \text{ m}\Omega \text{ min}), C = 10,000 \mu\text{F}$ Basic Equations --- Duty Cycle Control: $\omega_0 = \frac{1-D}{-\sqrt{LC}}$, $\omega_z = \frac{1}{R_cC}$, $Q = \frac{R_0}{\omega_{DL}}$ $D = V_c/V_s$: DC Relationships: (1a) $V_c = V_s \frac{V_0}{V_i + V_0}$ $V_{o} = V_{in}D/(1-D) = V_{in}/(V_{s}/V_{c}-1)$ (1)Control to Output Gain: $\frac{v_0}{v_c} = \frac{V_{in}}{V_s} (1 + V_0 / V_i)^2 f_1(s) \quad H_e(s). \qquad H_e(s) = \frac{1 + s/\omega_Z}{1 + (s/\omega_0)/Q + (s/\omega_0)^2},$ (2) Line to Output Gain: $\frac{v_0}{v_{in}} = \frac{V_c}{V_s} H_e(s) = \frac{V_0}{V_{in}} H_e(s) \qquad \text{RHP zero: } f_1(s) = 1 - \frac{sL}{R} \frac{V_0(V_0 + V_1)}{V_1^2}$ (3) Corner Frequencies: $f_0 = (1-D)/(2\pi - \sqrt{DC}) = 94$ Hz at 12 V, 125 Hz at 24 V f_z (ESR) = 1/(2 π R_cC) = 1590 Hz at 10 m Ω , 7950 Hz at 2 m Ω $f_{\rm Z}$ (RHP) = 2728 Hz at 12 V and 2.4 $\Omega_{\rm r}$ = 7275 Hz at 24 V and 2.4 Ω UC1524A ramp $V_s = 2.5$ V. The two outputs of the UC1524A are paralleled. Low Frequency Gain from Equation (2):

$$v_0/v_c = 19.2$$
 (25.6 dB) at 12 V, = 21.6 (26.7 dB) at 24 V

Control I.C.: UC1524A Crossover frequency (0 dB loop gain): $f_c = 800$ Hz (best achievable - RHPzero) E/A gain needed at 800 Hz = 11.6 dB

A pole at low frequency (<1 Hz) provides enough gain at low frequencies to meet regulation requirements.

Two second order filter poles at f_0 are compensated by two zeros at $f_z = f_{0^*}$

$$f_z = 94 Hz$$

E/A gain required at f_{z} : -7 dB

Two additional poles cancel the ESR zero and right-half-plane zero. The location of these two poles is adjusted by trail and error. Although above the crossover frequency these poles are necessary or the sain would atom first on over rise



the gain would stay flat or even rise, causing instability at higher frequency.

 $f_p = 2700$ Hz at 22.2 dB gain, $f_p = 8000$ Hz also at 22.2 dB

Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a) $V_c = V_s \frac{V_o}{V_{in}+V_o} = 0.833$ to 1.25 V. $\Delta V_c = .417$ V

Output voltage error with actual E/A DC gain of 40 (32 dB at 1 Hz):

 $\Delta V_{O} = \Delta V_{C}/40 = 10 \text{ mV}$ (0.1% regulation)

Implementation: Circuit of Appendix A-2 (omit Rfn)

UC1524A has transconductance error amplifier (gm = .002). Min. load resistance (min R_{fz}) is 30K. R_{iz} is appx. $2xR_{fz}$ (gain is -7 dB at f_z).

Set $R_{iz} = 100K$

Zero 2 at 94 Hz: $C_i = 1/(\omega_{\pi 2}R_{i\pi}) = 1/2\pi 94 \times 100K = .017 \ \mu F$

Pole 2 at 2700 Hz: $R_{ip} = R_{iz}/(R_{iz}\omega_{p2}C_i - 1) = 100K/(100K \times 2\pi 2700 \times .017-1) = 3.6K$

-7 dB (.45) gain at 94 Hz: $R_{fz} = .45(R_{ip} + R_{iz}) = 47K$

Zero 1 at 94 Hz: $C_f = 1/(\omega_{z,1}R_{f,z}) = 1/(2\pi 94 \times 47K) = .036 \mu F$

Pole 1 at 0 Hz: Omitting R_{fp} (open), $\omega_{p1} = 0$. Actual pole occurs at 80 dB gain limit of UC1524A error amplifier at a frequency well below 1 Hz.

Pole 3 at 8000 Hz. $R_p = R_{ip}/10 = 360 \ \Omega$. $C_p = 1/(2\pi f_{p3}R_p) = .055 \ \mu F$

Example 8: 12 Volt, 60 Watt Output



Basic Equations -- Duty Cycle Control: $I_{O} = I_{L}(1-D), \quad I_{L} = KV_{C}, \quad K = \max I_{L}/\max V_{C}, \quad \omega_{Z} = \frac{1}{R_{C}C}, \quad \omega_{P} = \frac{1+D}{R_{O}C}, \quad D = \frac{V_{in}}{V_{O} + V_{in}}$ DC Relationships: $V_0 = V_{in} D/(1-D) = K V_c R_0 \frac{V_{in}}{V_0 + V_{in}}$ (1a) $V_c = \frac{V_0 (V_0 + V_{in})}{KR_0 V_{in}}$ (1) Control to Output Gain: $\frac{v_0}{v_c} = K R_0 \frac{V_{in}}{(2V_0 + V_{in})} f_1(s) H_e(s). \qquad H_e(s) = \frac{1 + s/\omega_z}{1 + s/\omega_p}$ (2) Line to Output Gain: $\frac{v_0}{v_{in}} = \frac{V_0^2}{2V_0V_{in} + V_{in}^2} H_e(s) \qquad \text{RHP zero: } f_1(s) = 1 - \frac{sL}{R} \frac{V_0(V_0 + V_{in})}{V_{in}^2}$ (3) **Corner Frequencies:** $f_p = (1+D)/(2\pi R_0 C) = 0.884$ Hz at 24 V, 24 Ω , = 9.95 Hz at 12 V, 2.4 Ω f_{z} (ESR) = 1/(2 π R_cC) = 1590 Hz at 10 mΩ, 7950 Hz at 2 mΩ $\mathbf{f}_{\mathbf{Z}}$ (RHP) = 2728 Hz at 12 V and 2.4 Ω_{\star} = 7275 Hz at 24 V and 2.4 Ω Low Frequency Gain from Equation (2): $\mathbf{v} = \frac{\max[\mathbf{L}]}{\max[\mathbf{n}]} = \frac{6}{1} = 4.8$

$$\mathbf{x} = \max_{\mathrm{maxV_c}} (1-D) \max_{\mathrm{maxV_c}} (1-.5) 2.5 = 4.3$$

$$\mathbf{v}_0 / \mathbf{v}_c = 57.6 (35.2 \text{ dB}) \text{ at } 24 \text{ V}, 24 \Omega, = 3.84 (11.7 \text{ dB}) \text{ at } 12 \text{ V}, 2.4 \Omega$$

2C-15

Control I.C.: UC1846 Crossover frequency (0 dB loop gain): $f_c = 800$ Hz (best achievable - RHPzero) E/A gain needed at 800 Hz = 26.4 dB

Two poles cancel the ESR zero and righthalf-plane zero. The location of these two poles is set by trail and error. Although above the crossover frequency, these poles are necessary or the gain would stay flat or even rise, causing instability at higher frequency.

> $f_p = 2700$ Hz at 26.4 dB gain $f_p = 8000$ Hz at 17.1 dB

The E/A gain is flat (26.4 dB) below the first pole at 2700 Hz.



Total control voltage swing, ΔV_c , needed to maintain constant output voltage V_o with worst case line and load variation is (from Eq. 1a):

(1a)
$$V_c = \frac{V_o(V_o+V_{in})}{KR_o V_{in}} = 0.156$$
 to 2.08 V. $\Delta V_c = 1.92$ V

Output voltage error with actual E/A DC gain of 20.1 (26.4 dB below 2700 Hz):

 $\Delta V_{0} = \Delta V_{c}/20.1 = 1.92/20.1 = 95 \text{ mV}$ (1% regulation)

Implementation: Circuit of Appendix A-1

Current control factor, K = 4.8, in the UC1846 is set by the fixed gain (3X) of the current sense amplifier together with current sampling resistor R_s .

 $K = I_I / V_c = 4.8 = 1/(3R_s)$, $R_s = .069 \Omega$

UC1846 error amplifier gain limit is >80 dB with R_f >30K. 26.4 dB needed, OK

Gain required (26.4 dB) = 20.9 = R_f/R_i . Let R_f = 500K, R_i = 500K/20.9 = 24K.

Pole 1 at
$$f_p = 2700$$
 Hz. $C_f = 1/(2\pi f_p R_f) = 120$ pF
Pole 2 at $f_p = 8000$ Hz $R_p = R_i/10 = 2.4K$. $C_p = 1/(2\pi f_p R_p) = 8200$ pF

<u>Slope compensation</u>: Current downslope is 1.5A/8.33 μ s, or 2.25A projected over the 12.5 μ s period. This equates to 2.25x.069 = .155 volts p-p at the current sense amplifier input. Compensation ramp should be .155/2 = .078 V positive ramp. UC1846 oscillator ramp is 2 V. A 25:1 divider provides .077 V. Put 1K between current sense resistor R_s and current sense amplifier input, and 24K from timing capacitor C_t to current sense amplifier input.

BOOST CONFIGURATIONS -- BASIC EQUATIONS

Boost regulator topologies have the same general characteristics as their flyback circuit counterparts. The Bode plots have the same shape, and the same type of compensation is employed. The specific values of gain and pole/zero frequencies are slightly different because of modifying factors in the various basic equations: Accordingly, only the basic equations are given for the boost circuits.

<u>BOOST — Discontinuous Inductor Current — Duty Cycle Control:</u>

DC Relationships:

(1) $V_0 = V_{in}(1/2 + \sqrt{1/4 + D^2/J})^{\frac{1}{2}}, \quad D = V_c/V_s, \quad J = 2Lf_s/R_0$

Control to Output Gain:

(2)
$$\frac{v_0}{v_c} = \frac{V_{in}}{V_s \sqrt{J}} \left(\frac{4 - V_{in} / V_0}{4 - V_{in} / V_0 - V_{in}^2 / V_0^2} \right)^{\frac{1}{2}} H_e(s)$$
. $H_e(s) = \frac{1 + s / \omega_z}{1 + s / \omega_p}$

Line to Output Gain:

(3)
$$\frac{v_0}{v_{in}} = \frac{V_0}{V_{in}} H_e(s)$$
, $\omega_z = \frac{1}{R_c C}$, $\omega_p = \frac{2+1/\sqrt{1+4D^2/J}}{R_0 C}$

BOOST — Discontinuous Inductor Current — Voltage Feedforward:

DC Relationships:
$$V_s = V_{in}/K$$
, $K = V_{in}D/maxV_c$

$$V_{o} = V_{in}(1/2 + \sqrt{1/4 + (K^{2}/J)V_{c}^{2}/V_{in}^{2}})^{\frac{1}{2}}, \quad D = V_{c}/V_{s} = \frac{KV_{c}}{V_{i}}, \quad J = 2Lf_{s}/R_{o}$$

Control to Output Gain:

(2)
$$\frac{v_0}{v_c} = \frac{K}{-\sqrt{J}} \left(\frac{4 - V_{in}/V_0}{4 - V_{in}/V_0 - V_{in}^2/V_0^2} \right)^{\frac{1}{2}} H_e(s)$$
. $H_e(s) = \frac{1 + s/\omega_z}{1 + s/\omega_p}$

Line to Output Gain:

(3)
$$\frac{v_0}{v_{in}} = \frac{V_0}{2V_0 - V_{in}} H_e(s)$$
, $\omega_z = \frac{1}{R_c C}$, $\omega_p = \frac{2 + 1/\sqrt{1 + 4D^2/J}}{R_0 C}$

<u>BOOST — Discontinuous Inductor Current — Current Mode Control:</u>

DC Relationships: $I_p = KV_c$, $K = maxI_p/maxV_c$

(1)
$$V_0 = V_{in}(1/2 + \sqrt{1/4 + (K^2/J)V_c^2/V_{in}^2})^{\frac{1}{2}}, \quad D = V_c/V_s = \frac{KV_c}{V_i}, \quad J = 2Lf_s/R_0$$

Control to Output Gain:

(2)
$$\frac{v_0}{v_c} = \frac{K}{-\sqrt{J}} \left(\frac{4 - V_{in}/V_0}{4 - V_{in}/V_0 - V_{in}^2/V_0^2} \right)^{\frac{1}{2}} H_e(s)$$
. $H_e(s) = \frac{1 + s/\omega_Z}{1 + s/\omega_P}$

Line to Output Gain:

(3)
$$\frac{v_0}{v_{in}} = \frac{V_0}{2V_0 - V_{in}} H_e(s)$$
, $\omega_z = \frac{1}{R_c C}$, $\omega_p = \frac{2 + 1/\sqrt{1 + 4D^2/J}}{R_0 C}$

2C-17

BOOST CONFIGURATIONS --- BASIC EQUATIONS

Boost -- Continuous Inductor Current -- Direct Duty Cycle Control: $D = V_{c}/V_{s}$, $(1-D) = V_{i}/V_{o}$, $\omega_{o} = \frac{1-D}{-/IC}$, $\omega_{z} = \frac{1}{R_{o}C}$, $Q = \frac{R_{o}}{\omega_{o}L}$ DC Relationships: $V_{o} = V_{in}/(1-D) = V_{in}/(1-V_{c}/V_{s})$ (1a) $V_{c} = V_{s}\frac{V_{o}-V_{in}}{V_{o}}$ (1)Control to Output Gain: $\frac{v_0}{v_c} = \frac{V_{in}}{V_s} \frac{V_0^2}{V_{in}^2} f_1(s) H_e(s), \qquad H_e(s) = \frac{1 + s/\omega_Z}{1 + (s/\omega_0)/Q + (s/\omega_0)^2},$ (2) Line to Output Gain: RHP zero: $f_1(s) = 1 - \frac{sL}{R} \frac{V_0^2}{V_1^2}$ $\frac{v_0}{v_{in}} = \frac{V_0}{V_{in}} H_e(s)$ (3) Boost — Continuous Inductor Current — Current Mode Control: $\omega_p = \frac{2}{R_0C}$, $\omega_z = \frac{1}{R_0C}$, $D = \frac{V_0 - V_{in}}{V_0}$ Io = IL(1-D), IL = KVc, DC Relationships: (1) $V_0 = -\sqrt{KV_cR_0V_i}$ (1a) $V_c = V_0^2 / (KR_0V_i)$ Control to Output Gain: $\frac{v_0}{v_c} = \frac{KR_0}{2} \frac{V_{in}}{V_0} f_1(s) H_e(s), \qquad H_e(s) = \frac{1 + s/\omega_z}{1 + (s/\omega_0)/Q + (s/\omega_0)^2}$ (2) Line to Output Gain: (3) $\frac{v_0}{v_{in}} = \frac{V_0}{2V_{in}} H_e(s)$ RHP zero: $f_1(s) = 1 - \frac{sL}{R} \frac{V_0^2}{V_1^2}$

Voltage feedforward control does not perform effectively with continuous mode boost and flyback circuits, and this use is not recommended.