

Advanced HDL Design Training On Xilinx FPGA

Speaker : Elmer Chiang

Xilinx Taiwan

Chapter 1

FPGA Express v3.3


Overview

What is FPGA Express and Compiler II?


FPGA Express

- Push-Button Flow
- Industry-Standard HDLs
- Industry-Leading QoR
- Built-In Static Timing Analyzer
- Schematic Viewer
- Integration with P&R tools

FPGA Compiler II



FPGA Express Flow




FPGA Express Features ...

- ◆ FPGA Express Technology
 - Constraint Entry GUI
 - Automatic I/O Pad and Global Signal Mapping
 - Built-in Timing Analyzer
 - Built-in Module Generation (Fast Carry, RLOC)
 - Resource Sharing
 - Hierarchy Control
 - Schematic Viewer called Vista

What's New in Express v3.3

- ◆ dont_touch
 - instructs Express to not re-optimize instantiated modules
 - available via Constraint GUI, HDL attribute, script command in FE_SHELL
- ◆ Virtex architectural support additions
 - SRL16 inference
 - ROM inference

Simple Four Step Design Process



Constraint Entry ...

- ◆ Synthesis -> Edit Constraints...

Define Clocks
PERIOD / RISE / FALL

Define Time Constraint
FROM : TO
Sub-Paths

Define Port Attributes
DELAY
PULLUP / PULLDOWN
SLEW / Global Buffers
Pin Locations

Define Hierarchy Preservation
Eliminate / Preserve
Operator Sharing
Optimize / Effort

Xilinx Constraints
Implementation Tool Target
GSR Usage


Name	Direction	Input Delay (ns)	Output Delay (ns)	Global Buffer
1 <default>				AUTOMATIC
2 RST	input	20/(RC,CLK)		
3 CLK	input	20/(RC,CLK)		
4 DPLUS	input	20/(RC,CLK)		
5 DMINS	input	20/(RC,CLK)		
6 PIDBUS<7>	output		20/(RC,CLK)	
7 PIDBUS<6>	output		20/(RC,CLK)	
8 PIDBUS<5>	output		20/(RC,CLK)	
9 PIDBUS<4>	output		20/(RC,CLK)	
10 PIDBUS<3>	output		20/(RC,CLK)	
11 PIDBUS<2>	output		20/(RC,CLK)	
12 PIDBUS<1>	output		20/(RC,CLK)	
13 PIDBUS<0>	output		20/(RC,CLK)	
14 DATABUS<7>	output		20/(RC,CLK)	
15 DATABUS<6>	output		20/(RC,CLK)	
16 DATABUS<5>	output		20/(RC,CLK)	

How are the Constraints used?

- ◆ FPGA Express passes the constraints to the output .NCF file
- ◆ The exact value of the timing constraint is not directly used for synthesis optimization
 - Speed or Area selection under constraint editor's module tab is used for selecting the type of optimization to perform on the sections of the design
- ◆ FPGA Express creates Xilinx recommended constraints:
 - Periods and Offsets for global constraints
 - FROM:TO for fast, slow, or multi-cycle paths

Hierarchy Specification


- ◆ The module view lets the user "See" the design hierarchy
- ◆ Hierarchy Control is available you can preserve or eliminate level of hierarchy from optimization
- ◆ Operator Sharing, Speed/Area, Effort
- ◆ Primitive Control



The screenshot shows a software window titled "micro.exp - top_xilinx_4005-Optimized [Constraints]". The window contains a table with columns: Row, Name, Hierarchy, Primitives, Operator Sharing, Optimize for, Effort, Area, Flip Flops, and Latches. The table lists 11 entries, each with a small icon next to the name.


Row	Name	Hierarchy	Primitives	Operator Sharing	Optimize for	Effort	Area	Flip Flops	Latches
1	<default>	Preserve	Preserve	On	Speed	High			
2	top						62	20	0
3	alu - i						37	5	0
4	sw7 - xsw7						?	0	0
5	stack0 - xstack0						?	0	0
6	debounce - xdebounce						2	3	0
7	seg7dec - xseg7dec						7	0	0
8	control - xcontrol						16	5	0
9	statmach - xstatmach						14	3	0
10	calc_st - xcalc_st						2	3	0
11	count2ed - adr_count						2	2	0

Invoking the Schematic Viewer



Schematic Viewer: Vista

- ◆ The “Vista” Schematic Viewer allows you to see what FPGA express has built graphically




Critical Path Analysis Tools


RTL/Gates

LUTs

Navigate via
Hierarchy
Browser
or via
Schematic



Explore Design Alternatives



“Speed”

“Area”

Critical Path Analysis with VISTA

The screenshot displays two windows from the **FPGA Express - 8to1.exp** application.

Top Window: 8to1.exp - top-Optimized [Constraints]

This window shows critical path analysis results. The "Paths" tab is selected.

Paths Table:

	From	To	Req. Delay	Est. Delay
1	RC - clk	All Output Ports	28	10
2	RC - clk	RC - clk	28	7

Cells Table:


	Instance Path	Cell Type	Delay	Fanout
1	cur_state_reg4/CLK	DFFE	0.0	8
2	cur_state_reg4/Q	DFFE	3.7	1
3	cur_state_reg5/D	DFFE	3.7	1
4	cur_state_reg5/CLK	DFFE	6.5	8

Bottom Window: 8to1.exp - top-Optimized [Schematic] - /"top-Optimized"

This window displays the schematic diagram of the 8-to-1 multiplexer design.

The schematic shows the internal logic structure, including four D flip-flops (DFF) labeled **cur_state_reg4**, **cur_state_reg5**, **cur_state_reg6**, and **cur_state_reg7**. The inputs to these registers are controlled by a 3-to-8 decoder (74138) and a 4-to-16 decoder (74151). The outputs of the registers are multiplexed through switches to produce the final output. The connections are color-coded in red, green, and blue.

Fan-in Analysis



Fan-out Analysis

