

APPLICATION NOTE

BI3101A CCFL BackLight Controller IC

Version 1.00

Jul. 25, 2001


Contents:

- 1. General Descriptions**
- 2. Functional Block Diagram**
- 3. DC/AC Characteristics**
- 4. Application Information**
- 5. Design Example**
- App. Design Example Schematics**

1. General Description

Features:


- Dual PWM Modulators
- Dual Independent Open Lamp Protection
- On/Off control
- Flexible Dimming Scheme
- Internal UVLO (Under Voltage Look Out) function
- CMOS Totem Pole output
- NMOS output driving
- SOP Packing



Pin Description:

Pin No.	Names	I/O	Description
1	RT		Operation frequency control
2	OLP1		A voltage sense input pin. If voltage level is less than 325 mV after a user defined period of time, the chip will shut down the OUT1 and PWM_1. A digital latch circuit latches this result. The latch condition will be released if the power be turned off and on again or disable the chip by setting the ON/OFF pin to off state.
3	REFADJ1		PWM_1 controller input, reference level adjustment pin of the error amplifier_1.
4	Vin-1		PWM_1 controller input, the inverting input of the error amplifier_1
5	CMP1		PWM_1 controller input, the output of the error amplifier_1
6	ON/OFF		Enable and disable Control. The chip only consumes the leakages current when it is disable. A ~ 80Kohm pull down resistor is integrated internally.
7	GND		Ground
8	OUT1		PWM_1 output, high active for driving NMOS load.
9	OUT2		PWM_2 output, high active for driving NMOS load.
10	VDD		Supply voltage
11	SEL		Soft -Start selection, a ground SEL makes BI3101A works as the same as BI3101. An internal pull-high resistor is integrated internally. A long period and programmable soft start control scheme is selected via floating SEL.
12	CMP2		PWM_2 controller input, the output of the error amplifier_2
13	Vin-2		PWM_2 controller input, the inverting input of the error amplifier_2
14	REFADJ2		PWM_2 controller input, reference level adjustment pin of the error amplifier_2.
15	OLP2		A voltage sense input pin. If voltage level is less than 325 mV after a user defined period of time, the chip will shut down the OUT2 and PWM_2. A digital latch circuit latches this result. The latch condition will be released if the power be turned off and on again or disable the chip by setting the ON/OFF pin to off state.
16	SST		The delay timer for enabling open lamp protection

2. Functional Block Diagram



3. DC/AC Characteristics


Parameter	Test Conditions	Min.	Typ.(Limits)	Max.	Unit
Reference Voltage					
Output voltage	Measure Vin+	1.425	1.5	1.575	V
Line regulation	VDD=4.5 ~ 13.2 V		2	20	mV
Under Voltage Look Out					
Upper threshold voltage	Ta=25°C	3.8	4	4.2	V
Hysteresis		0.1	0.2	0.3	V
Ramp Wave Generator					
Frequency	R _T =100K Ω	120	140	160	KHz
Operating Frequency	note 1	50		250	KHz
Output peak			2.25		V
Output valley			0.75		V
Error Amplifier					
Input voltage	note 1	0.75		2.25	V
Open loop gain		60	80		dB
Unit gain band width		1	1.5		MHz
SST Soft Start and Open Lamp Enable					
Output current	VDD=12V, Ta=25°C		1.5V/R _T		uA
Open lamp detection enable			2.5		V
Open Lamp Protection					
Open lamp detection lower threshold	VDD=12V, Ta=25°C		325		mV
Hysteresis			50		mV
Output					
CMOS output impedance	note 1		50		Ω
Rising Time	1000pF load,		110		ns
Falling Time	note 1		100		ns

Ta : ambient temperature.


Note 1: It is guaranteed by design not 100% tested.

4. Application Information


Example1: This is a typical design for 2 to 4 lamps system. ON/OFF control can turn off the lamps without shut the VDD down .



Example2: This is a different dimming scheme from Example 1, zero-volt-most-dark.



Example3: The independent design of open lamp protection makes BI3101A can used as a single PWM controller without consuming the extra power. A force-to-GND connection of OLP pin will shut down the circuit of PWM. This is an example of BI3101A operates as a single PWM modulator.



5.Design Example

ITEM	CONDITION	SPECIFICATION			UNITS
		MIN	TYP	MAX	
● INPUT VOLTAGE	Ta = 25°C	10.8	12.0	13.2	Vdc
● LAMP CURRENT/ CCFL (Vadj = 0V)	12V, Ta = 25°C	8.0	8.3	8.6	mArms
● FREQUENCY	12V, Ta = 25°C	40	42	44	KHz
● OPEN OUTPUT	12V, Ta = 25°C, R = ∞	LATCH OFF			Vrms
● LAMP CURRENT/ CCFL (Vadj = 5V)	12V, Ta = 25°C	2.0	2.3	2.6	mArms
● LAMP VOLTAGE	12V, Ta = 25°C	*	580	*	Vrms
● OPEN VOLTAGE	12V, Ta = 25°C	1800	*	*	Vrms

(1) Lamp Striking and Transformer:

The striking voltage is dependent on supply voltage and the turn ratio (TR) of transformer as following described.

$$V_{\text{STRIKE, rms}} \leq \pi * V_{\text{DD (min.)}} * \text{TR} / 2^{0.5}$$

$$\text{So, TR} \geq 2^{0.5} * V_{\text{STRIKE, rms}} / (\pi * V_{\text{DD (min.)}})$$

In this case, $V_{\text{STRIKE, rms}} = 1800V_{\text{rms}}$, $V_{\text{DD (min.)}} = 10.8V$.

$$\text{So, TR}_{(\text{min.})} = 75$$

The maximum power consumption of lamp is,

$$V_{\text{lamp}} * I_{\text{lamp}} = 580V * 8.3mA = 4.814W$$

(2) Setting the CCFL Striking Period:

The IC will monitor the OLP pin after the specified CCFL striking period. According the design of IC, the period is set as following equation,

$$T_{\text{STRIKE}} = 16.67 * R_T * C_{\text{Sst}}$$

$$\text{Where } I_{\text{ss}} = V_{\text{RT}} / (R_T * 10), V_{\text{RT}} = 1.5V$$

In this case, $R_T = 100Kohm$, $C_{\text{Sst}} = 1uF$

$$T_{\text{STRIKE}} = 1.667\text{sec}$$

(3) PWM Frequency Control Resistor R_T :

The frequency of PWM of IC BI3101A could be controlled as

$$F_{\text{PWM}} (\text{KHz}) = 14000 / R_T (\text{Kohm})$$

A 100 Kohm R_T resistor is selected for this case. It results a 140KHz PWM frequency.

(4) Ballast Capacitor:

In many practical designs, for minimizing current distortion caused by the non-linear behavior of the lamp, $V_{C(BALLAST)}$ is set to be around 1.5~ 2 times of V_{LAMP} . It means,

$$V_{C(BALLAST)} = I_{LAMP} / (2 * \pi * F_{LAMP} * C_{BALLAST}) = k * V_{LAMP}, k = 1.5 \sim 2$$

In this case, $I_{LAMP, typ} = 8.3mA$, $F_{LAMP} = 42KHz$, $V_{LAMP} = 580Vrms$. A 33pF of capacitance makes a 1.7 times of lamp voltage drops on $C_{BALLAST}$ capacitor.

Smaller the $C_{BALLAST}$ will make more linear the lamp operation.

(5) Resonant Capacitor:

The primary and secondary circuits determine the resonant frequency of the Royer oscillator. When lamp voltage is low, a lower resistance load makes the resonance frequency very close to equation below

$$F_{LAMP} = 1 / (2 * \pi * (Lp * (C_{RESONANT} + (TR^2 * C_{BALLAST})))^{0.5})$$

In this case, assume $Lp = 34\mu H$, $TR = 75$, $C_{BALLAST} = 33pF$, $F_{LAMP} = 42KHz$

Then 0.22uF $C_{RESONANT}$ induces a 42.879KHz oscillation.

(6) Transformer Wire Loss:

The current flow through the resistive transformer consumes power. The current of the primary I_{PRI} is

$$V_{PRI} = V_{SEC} / TR$$

$$\text{And } V_{SEC} = ((V_{C(BALLAST)})^2 + (V_{LAMP})^2)^{0.5}$$

The impedance of resonance tank is

$$Z_{TANK} = (Lp / C_{RESONANT})^{0.5}$$

$$\text{Then } I_{PRI} = V_{PRI} / Z_{TANK} = ((V_{C(BALLAST)})^2 + (V_{LAMP})^2)^{0.5} / (TR * (Lp / C_{RESONANT})^{0.5})$$

In this case, $I_{LAMP} = 8.3\text{mA}$, $V_{LAMP} = 580\text{V}$, $C_{BALLAST} = 33\text{pF}$, $TR = 75$, $L_p = 34\text{uH}$,
 $C_{RESONANT} = 0.22\text{uF}$ and $F_{LAMP} = 42\text{KHz}$

We obtain $V_{SEC} = 1116\text{V}$, $Z_{TANK} = 12.43\ \text{ohm}$ and $I_{PRI} = 1.2\text{A}$.

Then Transformer wire Loss = $I_{PRI}^2 * R_p$

(7) Buck Inductor:

If we consider the buck stage which works in continuous conduction mode and the NMOS transistor turn on time is t_{on} and turn off time is t_{off} , then

$V_{BUCK} * t_{on} = (V_{DD} - V_{BUCK} + V_D) * t_{off}$, where V_D is the voltage drop on the diode.

If $t_{on} + t_{off} = T$, then

$$(V_{DD} - V_{BUCK, ave} + V_D) / V_{BUCK, ave} = t_{on} / (T - t_{on})$$

The maximum ripple occurs when PWM operating frequency and duty cycle are the minimum; V_{DD} and lamp current are maximum.

The average buck voltage at maximum lamp current is

$$V_{BUCK, ave} = V_{DD} - V_{SEC} * 2^{0.5} / (TR * \pi)$$

In this case, $V_{DD} (\text{max}) = 13.2\text{V}$, $V_{SEC} = 1116\text{V}$, $TR = 75$

And if we set PWM frequency = 140KHz

If $V_D = 0.6\text{V}$, then the NMOS turn on time = $3.8\ \text{us}$

The resulted ripple current is

$$I_{RIP} = t_{on} * V_{BUCK, ave} / L_1$$

Usually, a less than 50% ripple is required for buck design. In this case $I_{BUCK, rms} = 0.87\text{A}$, so, the maximum ripple is $\sim 400\text{mA}$. It can be found the minimum L is 60uH . So, a 100uH inductor is selected for the buck stage.

(8) Lamp Current Control and Dimming:

In this design example,

$V_{ADJ} = 5V$, then $I_{LAMP} = 2.3 \text{ mA}$.

$V_{ADJ} = 0V$, then $I_{LAMP} = 8.3 \text{ mA}$

So, if $V_{ADJ} = 1.5V$, then $I_{LAMP} = 6.5 \text{ mA}$

In this case, we set $V_{REF} = 1.5V$

then the lamp current is

$$I_{LAMP} = (V_{REF} + 0.5 * V_D) * \pi / (2^{0.5} * R_L), \text{ where } V_{REF} = 1.5V \text{ and } V_D = 0.7V$$


We can obtain $R_L = 660 \text{ ohm}$

By using equation

$$I_{LAMP} = (V_{REF} (R_{FEEDBACK} + R_{ADJ}) - V_{ADJ} * R_{FEEDBACK} + 0.5 * V_D * R_{ADJ}) * \pi / (2^{0.5} * R_L * R_{ADJ})$$

where $R_L = 660 \text{ ohm}$, $V_{ADJ} = 5V \Rightarrow I_{LAMP} = 8.3 \text{ mA}$ and $V_{ADJ} = 0V \Rightarrow I_{LAMP} = 2.3 \text{ mA}$

So, if $R_{FEEDBACK} = 33K \text{ ohm}$ then $R_{ADJ} = 100K \text{ ohm}$



NOTE: THIS SCHEMATICS IS FOR REFERENCE ONLY.

Title		BI3101A APPLICATION NOTE SCHEMATIC	
Size	Document Number	Sheet	of
B	<Doc>	1	1
Date:	Thursday, July 26, 2001	Rev	
		0.1	