# Application Note AN4106 <br> Multiple Output Switched Mode Power Supplies Using Fairchild Power Switch. 

## Introduction

Although specifically designed for a set top box (STB), the switched mode power supply (SMPS) described here shares features in common with multi output SMPSs designed for use with VCRs, DVDs, and VCDs: All must supply power for both digital and analog circuitry: low voltage for digital logic, and other voltages for the analog circuitry, such as audio, etc. Digital supplies commonly output 5 V and/or 3.3 V , with the latter favored for lower power consumption.

Power is needed for a variety of devices, including CPU, micro-controller, memory, HDD, CD-ROM, DVD-ROM, audio $\mathrm{AD} / \mathrm{DA}$, sound card, and video.
This type of multi output power supply requires high tolerance (tightly regulated) output voltages. Without direct feedback, however, such tight control is not practicable. This application note presents a circuit and its transformer that provide the required regulation of the output terminals.


Figure 1. An example SMPS using the KA5X0365R Fairchild Power Switch(FPS).

Rev. 1.0.1
©2001 Fairchild Semiconductor Corporation

## 1. Major Characteristics and Features of the Fairchild Power Switch (FPS) IC

- Current mode control
- Universal input voltage
- Latch up or auto restart shutdown options
- Matched gate driver
- Low power consumption : low $\mathrm{I}_{\text {start }}$ and $\mathrm{I}_{\text {op }}$
- Over voltage protection (OVP) built-in
- Over current protection (OCP) built-in
- Over load protection (OLP) built-in
- Over temperature protection (TSD) built in
- Minimization of manufacturing defects through $\mathrm{V}_{\mathrm{CC}}$ surge protection and built in diode reinforcement


### 1.1 Starting resistance design and UVLO

For a universal input supply the input voltage range is 85 to $265 \mathrm{~V}_{\mathrm{AC}}$. When $\mathrm{V}_{\mathrm{ac}}$ is a minimum, the maximum value for the start up resistor is calculated as follows:
The value calculated is the limit value. i.e. at minimum Vac, Vcc it will only just reach 15 V .

$$
\mathrm{R}_{\text {start }}=\frac{85 \sqrt{2}-15}{170 \mu \mathrm{~A}}=600 \mathrm{k} \Omega
$$

The starting current through the start up resistor charges the capacitor on the Fairchild Power Switch(FPS) V $\mathrm{cc}_{\text {c }}$ terminal. When $\mathrm{V}_{\mathrm{cc}}$ becomes greater than the starting voltage the
Fairchild Power Switch(FPS) built in MOSFET starts to switch, at which point the current in the Fairchild Power Switch (FPS) control IC abruptly increases to 7 mA . The start up resistor cannot supply this current and therefore, after the start, the auxiliary winding of the transformer supplies most of the power to the Fairchild Power Switch(FPS). The size of the power capacitor on the $\mathrm{V}_{\mathrm{cc}}$ terminal is important and not totally arbitrary: if the capacitor is too large, the starting time can be delayed. Generally, 10 mF is about right. Figure 2 describes this operation. Although $\mathrm{V}_{\mathrm{cc}}$ needs to be set above 9 V only during operation, be careful to set it so that the over voltage protection (OVP) does not trigger during an over load condition. An appropriate value for $\mathrm{V}_{\mathrm{cc}}$ at full load is about $18-20 \mathrm{~V}$ and $13-14 \mathrm{~V}$ at no load.


Figure 2. Start up waveform.

### 1.2 Fairchild Power Switch(FPS) protection circuitry

The Fairchild Power Switch(FPS) has several self protection circuits that operate without additional external components. This increases reliability without increasing cost. Note that when a protection circuit comes on it can completely stop the SMPS until the mains power is removed and reconnected. This is (latch mode protection), or it can make the SMPS operate above the under voltage lockout level (UVLO) by unlatching the control voltage below the ULVO
(i.e., auto restart mode protection). Fairchild power Switch(FPS) provides the whole line up of the devices, which have either auto restart mode or latch mode, so user can select either mode. Devices, which have auto restart mode, can be converted into latch mode by changing the value of external components.

### 1.2.1 Overload protection (OLP)

In the hierarchy of possible failures in an SMPS, an overload is different to a short circuited load. An overload is defined as a load that during normal operation exceeds some pre set load value. In this case the Fairchild Power Switch (FPS) overload protection circuit will stop the device. However, it is necessary to prevent the protection circuit from operating during a transient state. Hence, in determining whether the condition is a transient one or a true overload, the Fairchild Power Switch (FPS)'s protection circuit operates only after a specified interval. Overload shutdown is delayed. The operation is described as follows. Because the Fairchild Power Switch (FPS) uses current mode control, there is a set maximum current that limits maximum input power for a fixed input voltage. Now see the circuit diagram in Figure 3. If the output loading tries to go higher than the maximum allowed, $\mathrm{V}_{\mathrm{o}}$ becomes less than the set voltage, and only a minimum current can flow through the LM431 reference. As a result, the secondary current of the opto coupler becomes almost zero. If all the current from the Fairchild Power Switch(FPS) 0.9 mA current source flows through the
internal resistors ( $2.5 \mathrm{R}+\mathrm{R}=3.5 \mathrm{R}$ ) connected to it through diode $\mathrm{D} 2, \mathrm{~V}_{\mathrm{fb}}$ becomes approximately 3 V , and the 4 mA current source starts to charge $\mathrm{C}_{\mathrm{fb}}$. Because the opto coupler secondary current is almost zero, $\mathrm{V}_{\mathrm{fb}}$ continues to increase until it reaches 7.5 V , at which time the Fairchild Power Switch(FPS) shuts down. The time delay to shutdown is dominated by the time required for the 4 uA source to increase the Cfb voltage by a further 4.5 V and is easily set when $\mathrm{C}_{\mathrm{fb}}$ is $0.01 \mu \mathrm{~F}$, t 2 is about 11.2 ms . when $\mathrm{C}_{\mathrm{fb}}$ is $0.1 \mu \mathrm{~F}$, it is about 120 ms . When this delay time is set, the Fairchild Power Switch(FPS) does not shutdown for most transient states. However, simply increasing $\mathrm{C}_{\mathrm{fb}}$ to obtain a longer delay time can cause a problem, because $\mathrm{C}_{\mathrm{fb}}$ is important in determining the response speed (dynamic response) of the SMPS.

Again, when Vfb exceeds 3 V and the $4 \mu \mathrm{~A}$ current starts to charge $\mathrm{C}_{\mathrm{fb}}, \mathrm{V}_{\mathrm{fb}}$ will continue to increase until it reaches 7.5 V . A resistor added between the Fairchild Power Switch (FPS) feedback pin (pin 4) and ground will lengthen the time to shutdown by allowing part of the delay current to pass through it. Our tests show that the shutdown time delay for the Fairchild Power Switch(FPS) with a $470 \mathrm{pF} \mathrm{C}_{\mathrm{fb}}$ and a $3.9 \mathrm{M} \Omega$ resistor is about twice as longer than with $\mathrm{C}_{\mathrm{fb}}$ alone. When $\mathrm{V}_{\mathrm{fb}}$ is 7.5 V , the current flowing through the $3.9 \mathrm{M} \Omega$ resistor is approximately 1.9 mA . The same results can be obtained using a Zener diode of about 3.9-4.7V in series with a capacitor, with these series-connected components shunted across $\mathrm{C}_{\mathrm{fb}}$ as shown in Figure 3; the capacitor sets the shutdown time.


Figure 3. Fairchild Power Switch(FPS) delayed shutdown operation.

### 1.2.2 Over voltage protection (OVP)

The Fairchild Power Switch(FPS) has built-in self protection against feedback loop open and short circuits. When the feedback terminal shorts, as seen from the primary side, the feedback terminal voltage goes to zero, preventing switching from starting. If the feedback terminal opens, however, due to a malfunction in the secondary side feedback circuit such as a dry joint, the primary side would continue to switch with the set maximum current until the protection circuit came on. In such a case, the secondary side voltage would become much greater than the rated voltage. If
there were no protection against such a condition, the fuse could blow or, more seriously, a fire could start. Fire aside, however, any ICs connected to an unregulated secondary could be destroyed. To guard against such failures, the Fairchild Power Switch(FPS) contains an over voltage protection circuit. The Fairchild Power Switch(FPS), $\mathrm{V}_{\mathrm{cc}}$ voltage is proportional to the output voltage. Therefore if the output voltage increases, so will the Vcc voltage. If Vcc tries to exceed 24 V , the over voltage protection circuit operates. Therefore, it is appropriate to keep $\mathrm{V}_{\mathrm{cc}}$ below 24 V during normal operation.

### 1.2.3 Over current protection (OCP)

The Ipeak control concept does not go beyond limiting the magnitude of the current during normal operation. The overcurrent protection feature (OCP) can prevent the destruction of the Fairchild Power Switch(FPS) in the event of a malfunction like a shorted secondary side rectifier diode or a load short. If not prevented from doing so, in such failure conditions a large current would flow through the Fairchild Power Switch(FPS) SenseFET. Tens of amperes would flow for the minimum turn on time of 600 ns and destroy the Fairchild Power Switch(FPS). Instead, however, the OCP block senses this instantaneous current and latches, operating as follows. At the point when the SenseFet is switched on, the OCP block senses Ipeak
through the sense resistor for $1 \mu \mathrm{~s}$. After the OCP block turns on, the voltage across the sense resistor is compared to the preset voltage in the comparator. If the measured value of lpeak is greater than the threshold for longer than 200ns within the allowed comparison time of 1 us, the comparator outputs a high signal, which latches the OCP. Figure 4 shows the OCP latch waveform. When there is a diode or load short, the Fairchild Power Switch(FPS) turns on for the minimum turn on time. In Figure 4, the 100ns delay after the 200 ns maximum comparison period is the delay time to SenseFET gate off and is generated from the comparison of the voltage across the sense resistor.


Figure 4. Operation of the over current protection block.

## 2. Multi output Flyback Converter Using a Fairchild Power Switch(FPS)

Most SMPSs have multiple outputs to accommodate the analog and digital sections of equipment such as TVs, monitors, VCRs, DVDs, and set top boxes. Design considerations for multi output SMPSs are described in the following sections. Their basic topology is shown in Figure 5. The output voltage and regulation are the most important parameters.


Figure 5. Basic SMPS topology.

### 2.1 Primary side feedback control

Figure 6 shows an SMPS using primary side feedback control. Note the absence of an opto coupler and shunt regulator
reference. The missing components lower the cost of the SMPS, but do so at the expense of output regulation, which, at more than $\pm 10 \%$, is poor.


Figure 6. Primary side feedback control.

### 2.2 Secondary side feedback control

In Figure 7 the feedback loop is formed using a Zener diode on the secondary side. When the secondary side is so controlled, a system controlled output terminal has about a $\pm 5 \%$ voltage tolerance; uncontrolled outputs have about a
$\pm 10 \%$ tolerance, similar to that of the primary side feedback method. The Zener diode gives the control side voltage about a $\pm 2 \%$ tolerance.


Figure 7. Feedback loop using a Zener diode in the secondary side control.

### 2.3 Opto coupler and shunt regulator

Current shunt regulators offer very good reference voltage with deviations of less than $1 \%$. The system in Figure 8 uses
a shunt regulator; controlled voltages have less than $\pm 5 \%$ tolerance while the other outputs have about $\pm 10 \%$ tolerance.


Figure 8. Feedback loop using a KA431(LM431) shunt regulator for tighter output regulation.

### 2.4 Two output control

Figure 9 shows a two output ( 5 V and 3.3 V ) control circuit. Theoretically, this type of control should be able to precisely regulate two voltages, but the controlled voltages can interfere with one another according to their loading. The reference voltage must be calculated as follows:
First set the value for I1 + I2. When using the KA431(LM431) this is recommended to be around 2mA. Then calculate R3 from R3 = Vret / (I1 + I2).
It is recommended to ensure that both voltage outputs have equal control over the loop make $\mathrm{I} 1=\mathrm{I} 2=13 / 2$.

Now calculate R1 from R1 $=(\mathrm{V} 5-\mathrm{Vref}) / \mathrm{I} 1$ and $\mathrm{R} 2=(\mathrm{V} 3.3-$ Vref) / I2.


Figure 9. Two output control using a LM431.

## 3. Example Transformer Design for a Set Top Box SMPS

The transformer of a multiple output SMPS has multiple windings. The example SMPS for a set top box, the circuit for which is shown on Figure. 11, has four outputs: 24 V , 9 V , 5 V , and 3.3 V . The latter two voltages power micro controller, CPU, and memory, while the 9 V and 24 V outputs power audio, HDD, DVD-ROM, CD-ROM, and tuner circuits. The transformer design proceeds as follows.

### 3.1. Define system specifications:

Output Power, $\mathrm{P}_{\mathrm{o}}=19 \mathrm{~W}$
( $24 \mathrm{~V} @ 0.1 \mathrm{~A} ; 9 \mathrm{~V} @ 0.5 \mathrm{~A} ; 3.3 \mathrm{~V}, 1.2 \mathrm{~A} @ 5 \mathrm{~V}, 1.5 \mathrm{~A}$ )
Input voltage, 85 to $265 \mathrm{~V}_{\mathrm{ac}}$ (universal input); $\mathrm{f}_{\mathrm{s}}=60 \mathrm{~Hz}$ SMPS efficiency, $\eta=75 \%$

### 3.2. Determine minimum input voltage, $\mathbf{V}_{\text {min }}$ :

When the SMPS operates with the same output power at all ac inputs, maximum peak drain current occurs at th minimum input voltage, $\mathrm{V}_{\text {min }} \cdot \mathrm{V}_{\text {min }}$ also has its largest ripple at that time. Cin, the dc link capacitor, charges and discharges at twice the line frequency, or 120 Hz .


Figure. 10
2 a. Now calculate energy discharge time, $\mathrm{T}_{\mathrm{d}}$ as

$$
\mathrm{Td}=\frac{1}{\mathrm{fs}} \times \frac{1}{4} \times\left(1+\frac{\arcsin \frac{\mathrm{Vmin}}{\mathrm{Vmin}, \text { peak }}}{\frac{\pi}{2}}\right)
$$

2 b . It is possible to calculate $\mathrm{C}_{\mathrm{in}}$, the dc link capacitor, from the input energy during discharge time;

Win $=\operatorname{Pin} \cdot \operatorname{Td} \quad($ Win=input energy, $\operatorname{Pin}=$ input power $)$
$\mathrm{Win}=\frac{1}{2} \cdot \mathrm{Cin} \cdot\left(\mathrm{V}^{2} \min\right.$, peak $\left.-\mathrm{V}^{2} \mathrm{~min}\right)$

2c. Now, for the SMPS example here,
$\mathrm{Td}=6.42 \mathrm{~ms}$
$\mathrm{Win}=\frac{\text { Pout }}{\eta} \cdot \mathrm{Td}=25.33 \times 6.773 \mathrm{~ms}=162.5 \mathrm{~mW}$

2d. Assume $30 \mathrm{~V}_{\mathrm{ac}}$ ripple, and solve for $\mathrm{C}_{\mathrm{in}}$ from the earlier equation, substituting in it $\mathrm{W}_{\text {in }}=162.5 \mathrm{~mJ}$ :

$$
\begin{aligned}
\operatorname{Cin} & =\frac{2 \mathrm{~W}}{\mathrm{~V}^{2} \min , \mathrm{peak}-\mathrm{V}^{2} \min } \\
& =\frac{2 \times 162.5 \mathrm{~m}}{(\sqrt{2} \times 85)^{2}-(\sqrt{2} \times 85-30)^{2}}=52 \mu \mathrm{~F}
\end{aligned}
$$

Since $52 \mu \mathrm{~F}$ is not a standard value, use $47 \mu \mathrm{~F}$ and, using the earlier equation, solve for $V_{\text {min }}=87 \mathrm{~V}$.

### 3.3. Set the maximum duty, $D_{\text {max }}$

A typical current-mode SMPS has a $D_{\text {max }}$ under $50 \%$. Since a $\mathrm{D}_{\text {max }}$ over $50 \%$ can cause sub harmonic instabilities, it is recommended that $\mathrm{D}_{\text {max }}$ should be designed to $45 \%$.

### 3.4. Calculate primary inductance ( $L_{p}$ ) and select the Fairchild Power Switch(FPS):

$$
\text { Pin }=\operatorname{Iin} * \text { Vmin, } \operatorname{Iin}=\frac{1}{2} \text { DmaxIpeak }
$$

Pin $=25.33 \mathrm{~W}\left(\right.$ from $\left.P_{0} / h\right)$ and $V_{\text {min }}=87 \mathrm{~V}$, hence calculate $\mathrm{I}_{\mathrm{in}}=291.1 \mathrm{~mA}$ and $\mathrm{I}_{\text {peak }}=1.294 \mathrm{~A}$ in discontinuous current $\operatorname{mode}(\mathrm{DCM}) . \mathrm{L}_{\mathrm{p}}=600 \mu \mathrm{H}$.

$$
\mathrm{Lp}=\frac{\mathrm{Dmax} \cdot \mathrm{Vin}, \min }{\mathrm{Ipeak} \cdot \mathrm{f}_{\mathrm{switch}}}
$$

Using the value of $\mathrm{I}_{\text {peak }}$, select the KA5L0380R, Fairchild Power Switch(FPS); this is an $800 \mathrm{~V}, 3 \mathrm{~A}$ device that switches at 50 kHz and has an auto restart mode.

### 3.5. Choose ferrite core:

The output power dictates the ferrite core. For this SMPS with an output power under 20W, choose an EI2820 core, for which, according to the TDK core databook:
EI2820: PC40EI28-Z
Ae (effective cross sectional area) $=86.0 \mathrm{~mm} 2$
$\mathrm{A}_{\mathrm{L}}\left(\right.$ inductance $\left./ \mathrm{turn}^{2}\right)=4300 \pm 25 \% \mathrm{nH} /$ turn $^{2}$
$\mathrm{Bs}($ flux density at saturation $)=340-370 \mathrm{mT}$ at $100^{\circ} \mathrm{C}$

$$
\mathrm{Amin}=\frac{(\mathrm{Ipeak}-\mathrm{I} 1) \sqrt{\mathrm{AL} \cdot \mathrm{Lp}}}{\Delta \mathrm{Bmax}}
$$

For a design margin, let $\Delta \mathrm{B}_{\text {max }}=250 \mathrm{mT}$ and $\mathrm{A}_{\text {min }}$ $\left(\right.$ minimum required effective core area) $=70 \mathrm{~mm}^{2}$ (i.e., < $86.0 \mathrm{~mm}^{2}$ ). Also, to improve temperature and EMI characteristics, increase $L_{p}$ to 1.0 mH from the $600 \mu \mathrm{H}$ calculated value. This decrease $\mathrm{I}_{\text {peak }}$ to 1.04 A from 1.294A. Because the SMPS operating mode is changed to continuous current mode (CCM) at turn on, drain current $\mathrm{I}_{1}=255.5 \mathrm{~mA}$. Therefore, the value of $\mathrm{A}_{\mathrm{L}}$ can now be calculated by solving for it from the preceding equation: $\mathrm{A}_{\mathrm{L}}=500 \mathrm{nH} /$ turn $^{2}$.

1. Average current will be the same in DCM and CCM if the output has the same value for the same input.

2. Determine $\mathrm{Lp}=1.0 \mathrm{mH}$, slope of the drain current can be changed as follows.

$$
\begin{gathered}
\frac{\mathrm{Vmin}}{\mathrm{Lp}}=\frac{\text { Ipeak } 1}{\text { Ton }} \dot{\mathrm{D} C} \mathrm{CM} \\
\frac{\mathrm{Vmin}}{\mathrm{Lp}}=\frac{\text { Ipeak } 2-\mathrm{I} 1}{\text { Ton }} \dot{C C M} \\
\text { Ipeak } 2=\text { Ipeak1 }-\mathrm{I} 1
\end{gathered}
$$

core gap Lg is as follows.

$$
\begin{aligned}
\mathrm{Lg}=\frac{\mathrm{Np}^{2} \mu_{\mathrm{o}} \mathrm{Ae}}{\mathrm{Lp}} \times 10^{3} & =\frac{44^{2} \times 4 \pi \times 10^{-7} \times 70 \times 10^{-6}}{1 \times 10^{-3}} \times 10^{3} \\
& =0.170 \mathrm{~mm}
\end{aligned}
$$

3. Calculate I1 in CCM.

$$
\begin{aligned}
& \text { Ipeak } 2=1.294 \mathrm{~A}-\mathrm{I} 1 \\
& \frac{87 \mathrm{~V}}{1 \mathrm{~m}}=\frac{1.04 \mathrm{~A}-2 \times \mathrm{I} 1}{9 \mu \mathrm{~S}}
\end{aligned}
$$

Therefore, I1 becomes 255.5 mA and Ipeak2 becomes 1.04 A .

### 3.6. Determine primary turns, $N_{p}=44$ turns, from

$$
\mathrm{Np}=\sqrt{\frac{\mathrm{Lp}}{\mathrm{AL}}} \quad \text { or } \quad \mathrm{Np}=\frac{\mathrm{Lp} \cdot(\text { Ipeak-I1) }}{A \min \cdot \Delta \mathrm{Bmax}}
$$

### 3.7. Determine secondary turns, Ns, for the $3.3 \mathrm{~V}, 5 \mathrm{~V}, 9 \mathrm{~V}$, and 24 V windings,

The figure immediately below shows a portion of the flyback converter. With the energy of the core $\mathrm{L}_{\mathrm{p}}$ totally discharged, area $A$ for charging will be the same as area $B$ for discharging; that is, $\left(\mathrm{V}_{\text {min }}\right)\left(\mathrm{T}_{\text {on }}\right)=\left(\mathrm{nV}_{\mathrm{s}}\right)\left(\mathrm{T}_{\text {off }}\right)$, and $\mathrm{V}_{\mathrm{s}}=\mathrm{V}_{\text {out }}+\mathrm{V}_{\mathrm{d}}$.


Since the switch is operating at maximum duty,
$\mathrm{D}_{\text {max }}=45 \%, \mathrm{~V}_{\text {MIN }}=87 \mathrm{~V}$ from an earlier calculation, and $\mathrm{V}_{\mathrm{s}}=5.5 \mathrm{~V}$ (controlled voltage), n is calculated at 12.942 . From $n=N_{p} / N_{s}$ with $N_{p}=44$ turns, $N_{s}=3.4$. Therefore set $\mathrm{N}_{\mathrm{s}}=3$ turns. The other secondary turns can be calculated by voltage ratio.
$\frac{\mathrm{NVcc}}{\mathrm{N}_{5 \mathrm{~V}}(3 \mathrm{~T})}=\frac{14 \mathrm{~V}}{5.5 \mathrm{~V}}$
(Fast recovery diode: $\mathrm{Vd}=0.7 \mathrm{~V}$, schottky diode: $\mathrm{Vd}=0.5 \mathrm{~V}$ )
From which $\mathrm{N}_{3.3 \mathrm{~V}}=2$ turns, $\mathrm{N}_{9 \mathrm{~V}}=5$ turns, $\mathrm{N}_{24 \mathrm{~V}}=14$ turns.

### 3.8. Determine IC bias turns ( $\mathrm{N}_{\mathrm{Vcc}}$ )

The Fairchild Power Switch (FPS) will work properly at a $\mathrm{V}_{\mathrm{cc}}$ from 9 V to 25 V . For the design example here, set $\mathrm{V}_{\mathrm{cc}}=$ 14 V at no load. Hence,

$$
\frac{\mathrm{Nvcc}}{\mathrm{~N}_{5 \mathrm{~V}}(3 \mathrm{~T})}=\frac{14 \mathrm{~V}}{5.5 \mathrm{~V}} \quad \mathrm{Nvcc}=8 \mathrm{Turns}
$$

### 3.9. Determine wire thickness:

The copper wire's current capability is $5 \mathrm{~A} / \mathrm{mm}^{2}$. The rms current through primary Np is 461 mA in the example as calculated below.


Use a current capacity of $5 \mathrm{~A} / \mathrm{mm}^{2}$ and Using the formula below, calculate the wire diameter:
The, wire diameter of Np is 0.35 mm : by

$$
\pi\left(\frac{\phi}{2}\right)^{2}=\operatorname{Irms} / 5 \mathrm{~A}
$$

Obtain the secondary wire diameter, $\mathrm{N}_{\mathrm{s}}$, in the same way. Considering the core window and leakage inductance, use bifilar or Litz wire.


### 3.10. Transformer construction:

While there are many winding methods, the figure above illustrates two ways: separate winding, and stacked winding. (The primary coil winding is constructed sandwich style.) Each winding technique has advantages and disadvantages. For the separate winding technique the disadvantages are poor regulation when lightly loaded and a requirement for more pins on the bobbin. Its advantage is a minimal energy loss from the leakage inductance. The disadvantages of the stacked winding are that the highest voltage winding must be placed closest to the primary winding and the common coil (the 3.3 V winding, in the example) carries the larger current $(0.1+0.5+1.2+1.5 \mathrm{~A})$. Its advantage is an improved cross regulation.

## 4. SMPS Design for a Set Top Box



Figure. 11

### 4.1 Transformer Specification for the Set Top Box SMPS

4.1.1 Schematic diagram (top view)


* THE ' * MARKS ARE START POINT.


### 4.1.2 Winding specification

| No. | Pin (S-F) | Wire | Turns | Insulation | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NP/2 | $3-2$ | $0.25 \varphi$ | 22 | PS TAPE, $t=0.05 \mathrm{~mm}, 3 \mathrm{~T}$ | SOLENOID WINDING |
| N33v | $12-11$ | $0.3 \varphi$ | 18 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 2 \mathrm{~T}$ | SPACE WINDING |
| N9v | $10-11$ | $0.4 \varphi$ | 5 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 2 \mathrm{~T}$ | SPACE WINDING |
| N5v | $8-9$ | $0.4 \varphi \times 3$ | 3 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 2 \mathrm{~T}$ | SPACE WINDING |
| N3.3V | $6-7$ | $0.4 \varphi \times 2$ | 2 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 2 \mathrm{~T}$ | SPACE WINDING |
| NP/2 | $2-1$ | $0.25 \varphi$ | 22 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 2 \mathrm{~T}$ | SOLENOID WINDING |
| Nb | $4-5$ | $0.25 \varphi$ | 9 | PS TAPE, $\mathrm{t}=0.05 \mathrm{~mm}, 3 \mathrm{~T}$ | SPACE WINDING |

4.1.3 Electrical characteristics

| Closure | Pin | Spec. | Remarks |
| :---: | :---: | :---: | :---: |
| Inductance | $3-1$ | $900 \mu \mathrm{H} \pm 5 \%$ | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage L | $3-1$ | $20 \mu \mathrm{H} \mathrm{MAX}$. | 2 dd all short |

### 4.1.4 Core and bobbin

Core: EER2828
Bobbin: EER2828

## Parts List

| Part No. | Value | Note | Part No. | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUSE |  |  | C205 | 1000 F F, 10V | Electrolytic capacitor |
| FUSE | 250V, 2A | - | C206 | 1000 $\mu \mathrm{F}, 10 \mathrm{~V}$ | Electrolytic capacitor |
| NTC |  |  | C207 | 1000 $\mu \mathrm{F}, 10 \mathrm{~V}$ | Electrolytic capacitor |
| NTC | 10D-9 | - | C208 | 1000 $\mu \mathrm{F}, 10 \mathrm{~V}$ | Electrolytic capacitor |
| VARISTOR |  |  | C209 | $0.1 \mu \mathrm{~F}$ | Film capacitor |
| TNR | 7D471 | TNR | C301 | 3.3nF | AC coupling capacitor |
| RESISTOR |  |  | C302 | 3.3nF | AC coupling capacitor |
| R101 | $500 \mathrm{k} \Omega$ | 1/4W | INDUCTOR (1kH, 1.0V) |  |  |
| R102 | $56 \mathrm{k} \Omega$ | 2W | L101 | BEAD | - |
| R103 | $10 \mathrm{k} \Omega$ | 1/4W | L201 | $4 \mu \mathrm{~F}$ | - |
| R201 | $330 \Omega$ | 1/4W | L202 | $4 \mu \mathrm{~F}$ | - |
| R202 | $1 \mathrm{k} \Omega$ | 1/4W | L203 | $8 \mu \mathrm{~F}$ | - |
| R203 | $1.2 \mathrm{k} \Omega$ | 1/4W | L204 | $8 \mu \mathrm{~F}$ | - |
| R204 | $1.2 \mathrm{k} \Omega$ | 1/4W | DIODE |  |  |
| R205 | $800 \Omega$ | 1/4W | BD | KBP206 | Bridge Diode |
| R206 | $2.7 \mathrm{k} \Omega$ | 1/4W | D105 | UF4007 | FAIRCHILD |
| CAPACITORS |  |  | D106 | UF4004 | FAIRCHILD |
| C101 | $0.1 \mu \mathrm{~F}, 275 \mathrm{VAC}$ | Box Capacitor | D201 | UF4007 | FAIRCHILD |
| C102 | $0.1 \mu \mathrm{~F}, 275 \mathrm{VAC}$ | Box Capacitor | D202 | UF5402 | - |


| Part No. | Value | Note | Part No. | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C103 | $68 \mu \mathrm{~F} / 450 \mathrm{~V}$ | Electrolytic Capacitor | D203 | D5S4M | $5 \mathrm{~A}, 40 \mathrm{~V}$ |
| C104 | $10 \mathrm{nF} / 1 \mathrm{kV}$ | Ceramic Capacitor | D204 | D5S4M | $5 \mathrm{~A}, 40 \mathrm{~V}$ |
| C105 | - | - | - | - | - |
| C106 | $10 \mu \mathrm{~F} / 50 \mathrm{~V}$ | Electrolytic Capacitor |  | IC |  |
| C107 | 22 nF | Film Capacitor | IC101 | KA5M0365R | FAIRCHILD |
| C201 | $47 \mu \mathrm{~F} / 100 \mathrm{~V}$ | Electrolytic Capacitor | IC201 | KA431AZ | FAIRCHILD |
| C202 | $47 \mu \mathrm{~F} / 100 \mathrm{~V}$ | Electrolytic Capacitor | OPT | Q817A | FAIRCHILD |
| C203 | $470 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic Capacitor |  | LINE FILTER |  |
| C204 | $470 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic Capacitor | LF101 | 40 mH |  |



## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICODUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to per-form when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
