





- ▼ Low on-resistance
- ▼ Capable of 2.5V gate drive
- ▼ Low drive current
- ▼ Surface mount package



$BV_{DSS}$	20V
$R_{DS(ON)}$	30mΩ
$I_D$	6A

## Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	20	V
$V_{GS}$	Gate-Source Voltage	$\pm 8$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current <sup>3</sup> , $V_{GS} @ 4.5V$	6	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current <sup>3</sup> , $V_{GS} @ 4.5V$	4.8	A
$I_{DM}$	Pulsed Drain Current <sup>1,4</sup>	20	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2	W
	Linear Derating Factor	0.016	W/°C
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Thermal Resistance Junction-ambient	Max.	62.5

**Electrical Characteristics@T<sub>j</sub>=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	20	-	-	V
Δ BV <sub>DSS</sub> / Δ T <sub>j</sub>	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =1mA	-	0.1	-	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =6A	-	-	30	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =5.2A	-	-	45	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	0.5	-	1.2	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =6A	-	15.6	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current (T <sub>j</sub> =25°C)	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V	-	-	1	uA
	Drain-Source Leakage Current (T <sub>j</sub> =70°C)	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V	-	-	25	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> = ± 8V	-	-	±100	nA
Q <sub>g</sub>	Total Gate Charge <sup>2</sup>	I <sub>D</sub> =6A	-	12.5	-	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =20V	-	1	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =5V	-	6.5	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>2</sup>	V <sub>DS</sub> =10V	-	7	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =1A	-	14.5	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω, V <sub>GS</sub> =5V	-	19	-	ns
t <sub>f</sub>	Fall Time	R <sub>D</sub> =10Ω	-	12	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	355	-	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =20V	-	190	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	85	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	T <sub>j</sub> =25°C, I <sub>S</sub> =1.7A, V <sub>GS</sub> =0V	-	-	1.2	V

**Notes:**

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted on FR4 board, t≤10 sec.
- 4.Pulse width ≤10us , duty cycle ≤1%.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage







Fig 4. Normalized On-Resistance v.s. Junction Temperature




**Fig 5. Maximum Drain Current v.s.  
Case Temperature**




**Fig 6. Typical Power Dissipation**




**Fig 7. Maximum Safe Operating Area**




**Fig 8. Effective Transient Thermal Impedance**




**Fig 9. Gate Charge Characteristics**




**Fig 10. Typical Capacitance Characteristics**




**Fig 11. Forward Characteristic of Reverse Diode**




**Fig 12. Gate Threshold Voltage v.s. Junction Temperature**




**Fig 13. Switching Time Circuit**



**Fig 14. Switching Time Waveform**



**Fig 15. Gate Charge Circuit**



**Fig 16. Gate Charge Waveform**