

Microcontrollers



Never stop thinking.

#### Edition 2005-02

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2005. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

XC866 8-Bit Single-Chip Microcontroller

# Microcontrollers



XC866 Da Advance II Revision H	nformation	V0.1
Previous V	ersion:	
Page	Subjects (major changes since last revision)	

## We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



# 8-Bit Single-Chip Microcontroller XC800 Family

XC866

#### Advance Information

- High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- On-chip memory
  - 8 Kbytes of Boot ROM
  - 256 bytes of RAM
  - 512 bytes of XRAM
  - 8/16 Kbytes of Flash; or
     8/16 Kbytes of ROM, with additional 4 Kbytes of Flash
- I/O port supply at 3.3 to 5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)
- · Power-on reset generation
- Brownout detection for core logic supply
- · On-chip OSC and PLL for clock generation
  - PLL loss-of-lock detection

#### (further features are on next page)




Figure 1 XC866 Functional Units



#### Features (continued):

- · Power saving modes
  - slow-down mode
  - idle mode
  - power-down mode with wake-up capability via RXD or EXINTO
  - clock gating control to each peripheral
- Programmable 16-bit Watchdog Timer (WDT)
- Four ports
  - 19 pins as digital I/O
  - 8 pins as digital/analog input
- · 8-channel, 10-bit ADC
- · Three 16-bit timers
  - Timer 0 and Timer 1 (T0 and T1)
  - Timer 2
- Capture/compare unit for PWM signal generation (CCU6)
- Full-duplex serial interface (UART)
- Synchronous serial channel (SSC)
- · On-chip debug support
  - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
  - 64 bytes of monitor RAM
- PG-TSSOP-38 pin package
- Temperature range T<sub>∆</sub>:
  - SAF (-40 to 85 °C)
  - SAK (-40 to 125 °C)

2



#### XC866 Variant Devices

The XC866 product family features eight devices with different configurations and program memory sizes, offering cost-effective solution for different application requirements.

The list of XC866 devices and their differences are summarized in Table 1.

Table 1 Device Summary

Device Type	<b>Device Name</b>	Flash Size	ROM Size	LIN Support
Flash	XC866L-4FR	16 Kbytes	_	Yes
	XC866-4FR	16 Kbytes	_	No
	XC866L-2FR	8 Kbytes	_	Yes
	XC866-2FR	8 Kbytes	_	No
ROM	XC866L-4RR	4 Kbytes	16 Kbytes	Yes
	XC866-4RR	4 Kbytes	16 Kbytes	No
	XC866L-2RR	4 Kbytes	8 Kbytes	Yes
	XC866-2RR	4 Kbytes	8 Kbytes	No

## Ordering Information

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code indentifies:

- The derivative itself, i.e. its function set
- · the specified temperature range
- the package and the type of delivery

For the available ordering codes for the XC866, please refer to the "**Product Information Microcontrollers**" which summarizes all available microcontroller variants.

Note: The ordering codes for the Mask-ROM versions are defined for each product after verification of the respective ROM code.



## **Block Diagram**





Figure 2 XC866 Block Diagram



# **Logic Symbol**



5

Figure 3 XC866 Logic Symbol



## **Pin Configuration**




Figure 4 XC866 Pin Configuration, PG-TSSOP-38 Package (top view)



Table 2 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State	Function	
P0		I/O		port. It can b	-bit bidirectional general purpose I/O be used as alternate functions for the 5, UART, and the SSC.
P0.0	12		Hi-Z	TCK_0 T12HR_1	JTAG Clock Input CCU6 Timer 12 Hardware Run Input
				CC61_1 CLKOUT	Input/Output of Capture/Compare channel 1 10 MHz On-Chip OSC Clock Output
P0.1	14		Hi-Z	TDI_0 T13HR_1	JTAG Serial Data Input CCU6 Timer 13 Hardware Run Input
				RXD_1 COUT61_1	UART Receive Input Output of Capture/Compare channel 1
P0.2	13		PU	CTRAP_2 TDO_0 TXD_1	CCU6 Trap Input JTAG Serial Data Output UART Transmit Output
P0.3	2		Hi-Z	SCK_1 COUT63_1	SSC Clock Input/Output Output of Capture/Compare channel 3
P0.4	3		Hi-Z	MTSR_1 CC62_1	SSC Master Transmit Output/ Slave Receive Input Input/Output of Capture/Compare channel 2
P0.5	4		Hi-Z	MRST_1 EXINT0_0 COUT62_1	SSC Master Receive Input/ Slave Transmit Output External Interrupt Input 0 Output of Capture/Compare channel 2



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P1		I/O		Port 1 Port 1 is a 5-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, and the SSC.		
P1.0	27		PU	RXD_0 T2EX	UART Receive Input Timer 2 External Trigger Input	
P1.1	28		PU	EXINT3 TDO_1 TXD_0	External Interrupt Input 3 JTAG Serial Data Output UART Transmit Output	
P1.5	29		PU	CCPOS0_1 EXINT5	CCU6 Hall Input 0 External Interrupt Input 5	
P1.6	9		PU	CCPOS1_1 T12HR_0 EXINT6	CCU6 Hall Input 1 CCU6 Timer 12 Hardware Run Input External Interrupt Input 6	
P1.7	10		PU	CCPOS2_1 T13HR_0	CCU6 Hall Input 2 CCU6 Timer 13 Hardware Run Input	
					.6 can be used as a software chip t for the SSC.	



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function	
P2		I		can be used inputs of the	a-bit general purpose input-only port. It as alternate functions for the digital JTAG and CCU6. It is also used as the s for the ADC.
P2.0	15		Hi-Z	CCPOS0_0 EXINT1 T12HR_2 TCK_1 AN0	CCU6 Hall Input 0 External Interrupt Input 1 CCU6 Timer 12 Hardware Run Input JTAG Clock Input Analog Input 0
P2.1	16		Hi-Z	CCPOS1_0 EXINT2 T13HR_2 TDI_1 AN1	CCU6 Hall Input 1 External Interrupt Input 2 CCU6 Timer 13 Hardware Run Input JTAG Serial Data Input Analog Input 1
P2.2	17		Hi-Z	CCPOS2_0 CTRAP_1 AN2	CCU6 Hall Input 2 CCU6 Trap Input Analog Input 2
P2.3	20		Hi-Z	AN3	Analog Input 3
P2.4	21		Hi-Z	AN4	Analog Input 4
P2.5	22		Hi-Z	AN5	Analog Input 5
P2.6	23		Hi-Z	AN6	Analog Input 6
P2.7	26		Hi-Z	AN7	Analog Input 7



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P3		I		Port 3 Port 3 is a bidirectional general purpose I/O port. It can be used as alternate functions for the CCU6.		
P3.0	32		Hi-Z	CC60_0	Input/Output of Capture/Compare channel 0	
P3.1	33		Hi-Z	COUT60_0	Output of Capture/Compare channel 0	
P3.2	34		Hi-Z	CC61_0	Input/Output of Capture/Compare channel 1	
P3.3	35		Hi-Z	COUT61_0	Output of Capture/Compare channel 1	
P3.4	36		Hi-Z	CC62_0	Input/Output of Capture/Compare channel 2	
P3.5	37		Hi-Z	COUT62_0	Output of Capture/Compare channel 2	
P3.6	30		PD	CTRAP_0 RSTOUT	CCU6 Trap Input Reset output indication for internal reset condition in microcontroller	
P3.7	31		Hi-Z	EXINT4 COUT63_0	External Interrupt Input 4 Output of Capture/Compare channel 3	



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function
V <sub>DDP</sub>	18	_	-	I/O Port Supply (3.3 - 5.0 V)
V <sub>SSP</sub>	19	_	-	I/O Port Ground
V <sub>DDC</sub>	8	_	-	Core Supply Monitor (2.5 V)
V <sub>SSC</sub>	7	-	-	Core Supply Ground
V <sub>AREF</sub>	25	_	-	ADC Reference Voltage
V <sub>AGND</sub>	24	-	-	ADC Reference Ground
XTAL1	6	I	Hi-Z	External Oscillator Input (backup for on-chip OSC, normally NC)
XTAL2	5	0	Hi-Z	External Oscillator Output (backup for on-chip OSC, normally NC)
TMS	11	I	PD	Test Mode Select
RESET	38	I	PU	Reset Input for PG-TSSOP-38 package
МВС	1	I	PU	Monitor & BootStrap Loader Control



#### **Processor Architecture**

The XC866 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC866 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires an additional wait state (one machine cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC866 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and SFRs.

Figure 5 shows the CPU functional blocks.




Figure 5 CPU Block Diagram



### **Memory Organization**

The XC866 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 512 bytes of XRAM memory (XRAM can be read/written as program memory or external data memory)
- · a 128-byte Special Function Register area
- 8/16 Kbytes of Flash program memory (Flash devices); or 8/16 Kbytes of ROM program memory, with additional 4 Kbytes of Flash (ROM devices)

**Figure 6** illustrates the memory address spaces of the 16-Kbyte Flash devices. For the 8-Kbyte Flash devices, the shaded banks are not available.




Figure 6 Memory Map of XC866 Flash Device



**Figure 7** illustrates the memory address spaces of the 16-Kbyte ROM devices. For the 8-Kbyte ROM devices, the shaded address regions are not available.




Figure 7 Memory Map of XC866 ROM Device



## **Special Function Register**


The Special Function Registers (SFRs) occupy direct internal data memory space in the range  $80_{\rm H}$  to FF<sub>H</sub>. All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging

### Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range  $80_{\rm H}$  to FF<sub>H</sub>, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address 8F<sub>H</sub>. To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. Alternatively, the SFRs in the standard area can be accessed by clearing bit RMAP. The SFR area can be selected as shown in **Figure 8**.

## SYSCON0 System Control Register 0



Field	Bits	Туре	Description
RMAP	0	rw	Special Function Register Map Control  The access to the standard SFR area is enabled.  The access to the mapped SFR area is enabled.
0	[7:1]	r	Reserved Returns 0 if read; should be written with 0.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.

Reset Value: 00H






Figure 8 Address Extension by Mapping



### Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC866 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD\_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 9**.




Figure 9 Address Extension by Paging



In order to access a register located in a page different from the actual one, the current page must be left. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed and finally, the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

- Save the contents of PAGE in STx before overwriting with the new value (this is done in the beginning of the interrupt routine to save the current page setting and program the new page number); or
- Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE (this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)




Figure 10 Storage Elements for Paging

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The XC866 supports local address extension for:


- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers



The page register has the following definition:

## MOD\_PAGE Page Register for module MOD

Reset Value: 00<sub>H</sub>



Field	Bits	Туре	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.  O ST0 is selected. O ST1 is selected. TS1 is selected. TS3 is selected.



Field	Bits	Type	Description
OP	[7:6]	W	<ul> <li>Operation         <ul> <li>Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> </ul> </li> <li>New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.

Reset Value: 07<sub>H</sub>



#### **Bit Protection Scheme**

The bit protection scheme prevents direct software writing of selected bits (i.e., protected bits) using the PASSWD register. When the bit field MODE is 11<sub>B</sub>, writing 10011<sub>B</sub> to the bit field PASS opens access to writing of all protected bits, and writing 10101<sub>B</sub> to the bit field PASS closes access to writing of all protected bits. Note that access is opened for maximum 32 CCLKs if the "close access" password is not written. If "open access" password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles. The protected bits include NDIV, WDTEN, PD, and SD.

## PASSWD Password Register

7	6	5	4	3	2	1	0
	1	PASS			PROTECT _S	МС	DDE
		wh	1	rh	r	W	

Field	Bits	Туре	Description
MODE	[1:0]	rw	Bit Protection Scheme Control bits  00 Scheme Disabled  11 Scheme Enabled (default)  Others: Scheme Enabled  These two bits cannot be written directly. To change the value between 11 <sub>B</sub> and 00 <sub>B</sub> , the bit field PASS must be written with 11000 <sub>B</sub> ; only then, will the MODE[1:0] be registered.
PROTECT_S	2	rh	Bit Protection Signal Status bit This bit shows the status of the protection.  O Software is able to write to all protected bits.  Software is unable to write to any protected bits.
PASS	[7:3]	wh	Password bits The Bit Protection Scheme only recognizes three patterns.  11000 <sub>B</sub> Enables writing of the bit field MODE.  10011 <sub>B</sub> Opens access to writing of all protected bits.  10101 <sub>B</sub> Closes access to writing of all protected bits.



## XC866 Register Overview

The SFRs of the XC866 are organized into groups according to their functional units. The contents (bits) of the SFRs are summarized in **Table 3** to **Table 11**, with the addresses of the bitaddressable SFRs appearing in bold typeface.

The CPU SFRs can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Table 3 CPU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0 or 1	· ·	1	l	1	1		l	l	1
81 <sub>H</sub>	SP Reset: 07	H Bit Field				S	P			
	Stack Pointer Register	Туре				r	w			
82 <sub>H</sub>	DPL Reset: 00	H Bit Field	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1	DPL0
	Data Pointer Register Low	Туре	rw	rw	rw	rw	rw	rw	rw	rw
83 <sub>H</sub>	DPH Reset: 00	H Bit Field	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1	DPH0
	Data Pointer Register High	Type	rw	rw	rw	rw	rw	rw	rw	rw
87 <sub>H</sub>	PCON Reset: 00	H Bit Field	SMOD		0	'	GF1	GF0	0	IDLE
	Power Control Register	Туре	rw		r		rw	rw	r	rw
88 <sub>H</sub>	TCON Reset: 00	H Bit Field	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
	Timer Control Register	Туре	rwh	rw	rwh	rw	rwh	rw	rwh	rw
89 <sub>H</sub>	TMOD Reset: 00	H Bit Field	GATE1	0	T,	1M	GATE0	0	T	M
	Timer Mode Register	Type	rw	r	r	w	rw	r	г	w
8A <sub>H</sub>	TL0 Reset: 00	H Bit Field				V.	AL			
	Timer 0 Register Low	Type				rv	vh			
8B <sub>H</sub>	TL1 Reset: 00	H Bit Field				V.	AL			
	Timer 1 Register Low	Type	rwh							
8C <sub>H</sub>	TH0 Reset: 00	H Bit Field	eld VAL							
	Timer 0 Register High	Type				rv	vh			
8D <sub>H</sub>	TH1 Reset: 00	H Bit Field				V.	AL			
	Timer 1 Register High	Type				rv	vh			
98 <sub>H</sub>	SCON Reset: 00	H Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
	Serial Channel Control Register	Type	rw	rw	rw	rw	rw	rwh	rwh	rwh
99 <sub>H</sub>	SBUF Reset: 00	H Bit Field				V	AL			
	Serial Data Buffer Register	Type				rv	vh			
A2 <sub>H</sub>	EO Reset: 00	H Bit Field		0		TRAP_		0		DPSEL
	Extended Operation Register					EN				0
		Type		r	1	rw		r		rw
A8 <sub>H</sub>	IENO Reset: 00		EA	0	ET2	ES	ET1	EX1	ET0	EX0
	Interrupt Enable Register 0	Туре	rw	r	rw	rw	rw	rw	rw	rw
B8 <sub>H</sub>	IP Reset: 00	"		)	PT2	PS	PT1	PX1	PT0	PX0
	Interrupt Priority Register	Туре		r	rw	rw	rw	rw	rw	rw
B9 <sub>H</sub>	IPH Reset: 00			)	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
	Interrupt Priority Register High	Type		r	rw	rw	rw	rw	rw	rw
D0 <sub>H</sub>	PSW Reset: 00 Program Status Word Register		CY	AC	F0	RS1	RS0	OV	F1	Р
	,	Туре	rw	rwh	rwh	rw	rw	rwh	rwh	rh
E0 <sub>H</sub>	ACC Reset: 00		ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
	Accumulator Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
E8 <sub>H</sub>	IEN1 Reset: 00 Interrupt Enable Register 1	H Bit Field	ECCIP 3	ECCIP 2	ECCIP 1	ECCIP 0	EXM	EX2	ESSC	EADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw



## Table 3 CPU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F0 <sub>H</sub>	B Reset: 00 <sub>H</sub>	Bit Field	B7	B6	B5	B4	В3	B2	B1	B0
	B Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
F8 <sub>H</sub>	IP1 Reset: 00 <sub>H</sub> Interrupt Priority Register 1	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F9 <sub>H</sub>	IPH1 Reset: 00 <sub>H</sub> Interrupt Priority Register 1 High	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSCH	PADC H
		Туре	rw	rw	rw	rw	rw	rw	rw	rw

The system control SFRs can be accessed in the standard memory area (RMAP = 0).

# Table 4 System Control Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0 or 1	•							!	
8F <sub>H</sub>	SYSCON0 Reset: 00 <sub>H</sub>	Bit Field				0				RMAP
	System Control Register 0	Туре				r				rw
RMAP =	0									
BF <sub>H</sub>	SCU_PAGE Reset: 00 <sub>H</sub>	Bit Field	C	)P	ST	NR	0		PAGE	
	Page Register for System Control	Type	,	W	١	v	r		rw	
RMAP =	0, Page 0									
B3 <sub>H</sub>	MODPISEL Reset: 00 <sub>H</sub> Peripheral Input Select Register	Bit Field		0	JTAG TDIS	JTAG TCKS	(	0	EXINT 0IS	URRIS
		Type		r	rw	rw		r	rw	rw
B4 <sub>H</sub>	IRCON0 Reset: 00 <sub>H</sub> Interrupt Request Register 0	Bit Field	0	EXINT 6	EXINT 5	EXINT 4	EXINT 3	EXINT 2	EXINT 1	EXINT 0
		Type	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
B5 <sub>H</sub>	IRCON1 Reset: 00 <sub>H</sub> Interrupt Request Register 1	Bit Field		0		ADCS RC1	ADCS RC0	RIR	TIR	EIR
		Type		r		rwh	rwh	rwh	rwh	rwh
B7 <sub>H</sub>	EXICON0 Reset: 00 <sub>H</sub>	Bit Field	EXI	NT3	EXI	NT2	EXI	NT1	EXI	NT0
	External Interrupt Control Register 0	Type	r	w	r	N		w	r	w
BA <sub>H</sub>	EXICON1 Reset: 00 <sub>H</sub>	Bit Field	-	0	EXI	NT6	EXI	NT5	EXI	NT4
	External Interrupt Control Register 1	Туре		r	r	N	r	w	г	w
BB <sub>H</sub>	NMICON Reset: 00 <sub>H</sub> NMI Control Register	Bit Field	0	NMI ECC	NMI VDDP	NMI VDD	NMI OCDS	NMI FLASH TIMER	NMI PLL	NMI WDT
		Туре	r	rw	rw	rw	rw	rw	rw	rw
BC <sub>H</sub>	NMISR Reset: 00 <sub>H</sub> NMI Status Register	Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH TIMER	FNMI PLL	FNMI WDT
		Туре	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BD <sub>H</sub>	BCON Reset: 00 <sub>H</sub>	Bit Field	BG	SEL	T2EXIS	BREN		BRPRE		R
	Baud Rate Control Register	Туре	r	w	rw	rw		rw		rw
BE <sub>H</sub>	BG Reset: 00 <sub>H</sub>	Bit Field				BR_V	'ALUE			
	Baud Rate Timer/Reload Register	Type				r	w			
RMAP =	0, Page 1									
B3 <sub>H</sub>	ID Reset: 01 <sub>H</sub>	Bit Field			PRODID				VERID	
	Identity Register	Туре			r				r	
B4 <sub>H</sub>	PMCON0 Reset: 00 <sub>H</sub> Power Mode Control Register 0	Bit Field	0	WDT RST	WKRS	WK SEL	SD	PD	V	/S
		Туре	r	rwh	rwh	rw	rw	rwh	r	w



Table 4 System Control Register Overview (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0		
B5 <sub>H</sub>	PMCON1 Power Mode Control Re	Reset: 00 <sub>H</sub> gister 1	Bit Field			0		T2_DIS	CCU _DIS	SSC _DIS	ADC _DIS		
			Туре			r		rw	rw	rw	rw		
B6 <sub>H</sub>	OSC_CON OSC Control Register	Reset: 08 <sub>H</sub>	Bit Field		0		OSC PD	XPD	OSC SS	ORD RES	OSCR		
			Туре		r		rw	rw	rw	rwh	rw		
B7 <sub>H</sub>	PLL_CON PLL Control Register	Reset: 20 <sub>H</sub>	Bit Field	NDIV				VCO BYP	OSC DISC	RESLD	LOCK		
			Туре	rw				rw	rw	rwh	rh		
BA <sub>H</sub>	CMCON	Reset: 00 <sub>H</sub>	Bit Field			0		CLKREL					
	Clock Control Register		Туре			r			r	W			
BB <sub>H</sub>	PASSWD Password Register	Reset: 07 <sub>H</sub>	Bit Field			PASS			PROTE CT_S	MC	DE		
			Type			wh			rh	r	N		
BC <sub>H</sub>	FEAL	Reset: 00 <sub>H</sub>	Bit Field	ECCER				ECCERRADDR[7:0]					
	Flash Error Address Re	gister Low	Туре					rh					
BD <sub>H</sub>	FEAH	Reset: 00 <sub>H</sub>	Bit Field	eld ECCERRADDR[15:8]									
	Flash Error Address Re	gister High	Туре	rh									

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 5 WDT Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	: 1				1			"		
BB <sub>H</sub>	WDTCON Reset: 00 <sub>H</sub> Watchdog Timer Control Register	Bit Field	(	)	WINB EN	WDT PR	0	WDT EN	WDT RS	WDT IN
		Туре		r	rw	rh	r	rw	rwh	rw
BC <sub>H</sub>	WDTREL Reset: 00 <sub>H</sub>	Bit Field	WDTREL							
	Watchdog Timer Reload Register	Туре	rw							
BD <sub>H</sub>	WDTWINB Reset: 00 <sub>H</sub> Watchdog Window-Boundary Count	Bit Field	WDTWINB							
	Register	Туре				r	w			
BE <sub>H</sub>	WDTL Reset: 00 <sub>H</sub>	Bit Field				WDT	[7:0]			
	Watchdog Timer Register Low	Туре	rh							
BF <sub>H</sub>	WDTH Reset: 00 <sub>H</sub>	Bit Field	eld WDT[15:8]							
	Watchdog Timer Register High	Type rh								

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

Table 6 Port Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
RMAP =	0		•								
B2 <sub>H</sub>	PORT_PAGE	Reset: 00 <sub>H</sub>	Bit Field	OI	P	ST	NR	0		PAGE	
	Page Register for PORT		Туре	W	1	١	v	r		rw	
RMAP =	0, Page 0										
80 <sub>H</sub>	P0_DATA	Reset: 00 <sub>H</sub>	Bit Field	0		P5	P4	P3	P2	P1	P0
	P0 Data Register		Туре	r		rw	rw	rw	rw	rw	rw
86 <sub>H</sub>	P0_DIR	Reset: 00 <sub>H</sub>	Bit Field	0		P5	P4	P3	P2	P1	P0
	P0 Direction Register		Туре	r		rw	rw	rw	rw	rw	rw



Table 6 Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
90 <sub>H</sub>	P1_DATA Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Data Register	Туре	rw	rw	rw		r		rw	rw
91 <sub>H</sub>	P1_DIR Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Direction Register	Туре	rw	rw	rw		r		rw	rw
A0 <sub>H</sub>	P2_DATA Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Data Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
B0 <sub>H</sub>	P3_DATA Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Data Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
B1 <sub>H</sub>	P3_DIR Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Direction Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
RMAP =	0, Page 1									
80 <sub>H</sub>	P0_PUDSEL Reset: FF <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Select Register	Туре	4	r	rw	rw	rw	rw	rw	rw
86 <sub>H</sub>	P0_PUDEN Reset: C4 <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Enable Register	Турс		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Pull-Up/Pull-Down Select Register	Type	rw	rw	rw		r		rw	rw
91 <sub>H</sub>	P1_PUDEN Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Pull-Up/Pull-Down Enable Register	туре	rw	rw	rw		r		rw	rw
A0 <sub>H</sub>	P2_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Select Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
A1 <sub>H</sub>	P2_PUDEN Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Enable Register	турс	rw	rw	rw	rw	rw	rw	rw	rw
B0 <sub>H</sub>	P3_PUDSEL Reset: BF <sub>H</sub> P3 Pull-Up/Pull-Down Select Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	,	Type	rw	rw	rw	rw	rw	rw	rw	rw
B1 <sub>H</sub>	P3_PUDEN Reset: 40 <sub>H</sub> P3 Pull-Up/Pull-Down Enable Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	· · · · · · · · · · · · · · · · · · ·	Туре	rw	rw	rw	rw	rw	rw	rw	rw
	0, Page 2									
80 <sub>H</sub>	P0_ALTSEL0 Reset: 00 <sub>H</sub> P0 Alternate Select 0 Register	Bit Field		0	P5	P4	P3	P2	P1	P0
	· ·	Туре		r	rw	rw	rw	rw	rw	rw
86 <sub>H</sub>	P0_ALTSEL1 Reset: 00 <sub>H</sub> P0 Alternate Select 1 Register	Bit Field		0	P5	P4	P3	P2	P1	P0
	· ·	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_ALTSEL0 Reset: 00 <sub>H</sub> P1 Alternate Select 0 Register	Bit Field	P7	P6	P5		0		P1	P0
04	•	Type	rw	rw	rw		r		rw	rw
91 <sub>H</sub>	P1_ALTSEL1 Reset: 00 <sub>H</sub> P1 Alternate Select 1 Register	Bit Field	P7	P6	P5		0		P1	P0
DO.	•	Type	rw	rw	rw	D4	r	D0	rw D4	rw
B0 <sub>H</sub>	P3_ALTSEL0 Reset: 00 <sub>H</sub> P3 Alternate Select 0 Register	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
D4	· ·	Type	rw	rw	rw	rw P4	rw	rw	rw D4	rw
B1 <sub>H</sub>	P3_ALTSEL1 Reset: 00 <sub>H</sub> P3 Alternate Select 1 Register	Bit Field	P7	P6	P5	1 1	P3	P2	P1	P0
DMAD -	0, Page 3	Туре	rw	rw	rw	rw	rw	rw	rw	rw
80 <sub>H</sub>	P0 OD Reset: 00 <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
оон	P0 Open Drain Control Register	Type		r	-					-
90.	P1 OD Reset: 00 <sub>H</sub>	Bit Field	P7	r P6	rw P5	rw	rw 0	rw	rw P1	rw P0
90 <sub>H</sub>	P1 Open Drain Control Register		rw	rw	-					rw
B0 <sub>H</sub>	P3 OD Reset: 00 <sub>H</sub>	Type Bit Field	P7	P6	rw P5	P4	r P3	P2	rw P1	P0
DOH	P3 Open Drain Control Register	Type	rw	rw	rw	rw	rw	rw	rw	rw
		rype	IW	IW	I W	IW	I W	IVV	IW	I VV



The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

# Table 7 ADC Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
RMAP =	0		I		1			I	1		
D1 <sub>H</sub>	ADC_PAGE	Reset: 00 <sub>H</sub>	Bit Field	C	)P	ST	NR	0		PAGE	
	Page Register for ADC		Туре	,	w	١	N	r		rw	
RMAP =	0, Page 0										
CA <sub>H</sub>	ADC_GLOBCTR	Reset: 00 <sub>H</sub>	Bit Field	ANON	DW	C.	TC			0	
	Global Control Register		Туре	rw	rw	r	w			r	
CB <sub>H</sub>	ADC_GLOBSTR Global Status Register	Reset: 00 <sub>H</sub>	Bit Field	1	0		CHNR		0	SAM PLE	BUSY
			Туре		r		rh		r	rh	rh
CCH	ADC_PRAR	Reset: 00 <sub>H</sub>	Bit Field	ASEN1	ASEN0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0
	Priority and Arbitration Re	gister	Туре	rw	rw	r	rw	rw	rw	rw	rw
CD <sub>H</sub>	ADC_LCBR	Reset: B7 <sub>H</sub>	Bit Field		BOU	IND1			BOL	JND0	
	Limit Check Boundary Re	gister	Туре		r	W			r	w	
CE <sub>H</sub>	ADC_INPCR0	Reset: 00 <sub>H</sub>	Bit Field				S.	ГС			
	Input Class Register 0		Туре				r	w			
CF <sub>H</sub>	ADC_ETRCR External Trigger Control F	Reset: 00 <sub>H</sub> Register	Bit Field	SYNEN 1	SYNEN 0		ETRSEL	1		ETRSEL	0
			Туре	rw	rw		rw			rw	
RMAP =	0, Page 1		9			l .			"		
CA <sub>H</sub>	ADC_CHCTR0	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			-		RSEL
	Channel Control Register	0	Туре	r		rw			r rw		w
CB <sub>H</sub>	ADC_CHCTR1	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0	RESRSEL	
	Channel Control Register	1	Туре	r		rw			r	r	w
CCH	ADC_CHCTR2	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register	2	Туре	r		rw			r	r	w
CD <sub>H</sub>	ADC_CHCTR3	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register	3	Туре	r		rw	r		r	w	
CEH	ADC_CHCTR4	Reset: 00 <sub>H</sub>	Bit Field	0		LCC		1	0	RES	RSEL
	Channel Control Register		Туре	r		rw			r		w
CF <sub>H</sub>	ADC_CHCTR5	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register		Type	r		rw			r	rw	
D2 <sub>H</sub>	ADC_CHCTR6	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0		RSEL
	Channel Control Register		Туре	r		rw			r		w
D3 <sub>H</sub>	ADC_CHCTR7	Reset: 00 <sub>H</sub>	Bit Field	0		LCC			0		RSEL
	Channel Control Register	1	Туре	r		rw			r	r	w
	0, Page 2		I=			_	=			21.11.	
CA <sub>H</sub>	ADC_RESR0L Result Register 0 Low	Reset: 00 <sub>H</sub>	Bit Field		LT[1:0]	0	VF	DRC		CHNR	
0.0	•	D	Туре	'	rh	r	rh	rh	L	rh	
CB <sub>H</sub>	ADC_RESR0H Result Register 0 High	Reset: 00 <sub>H</sub>	Bit Field					LT[9:2]			
00	, ,	D1-00	Type	DEC	U T(4.03	0		h		OLIND	
CCH	ADC_RESR1L Result Register 1 Low	Reset: 00 <sub>H</sub>	Bit Field		LT[1:0]	0	VF	DRC		CHNR	
CD	•	Deset: 00	Type		rh	r	rh	rh			
CD <sub>H</sub>	ADC_RESR1H Result Register 1 High	Reset: 00 <sub>H</sub>	Bit Field						.T[9:2]		
CF.		Deset: 00	Type	DEC	II T[4:01			rh CHNB			
CEH	ADC_RESR2L Result Register 2 Low	Reset: 00 <sub>H</sub>	Bit Field		LT[1:0]	0	VF				
CE	•	Deset: 00	Type		rh	r	rh	rh	1	rh	
CF <sub>H</sub>	ADC_RESR2H Result Register 2 High	Reset: 00 <sub>H</sub>	Bit Field					LT[9:2]			
	: : : : : : : : : : : : : : : : : : :		Туре	1			Г	rh			



# Table 7 ADC Register Overview (cont'd)

Table	t	.0.0.									
Addr	Result Register 3 Low		Bit	7	6	5	4	3	2	1	0
D2 <sub>H</sub>	ADC_RESR3L	Reset: 00 <sub>H</sub>	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR	
	Result Register 3 Low		Туре	r	h	r	rh	rh		rh	
D3 <sub>H</sub>	ADC_RESR3H	Reset: 00 <sub>H</sub>	Bit Field				RESU	LT[9:2]			
	Result Register 3 High		Туре				r	h			
RMAP = 0	0, Page 3										
CA <sub>H</sub>	ADC_RESRA0L	Reset: 00 <sub>H</sub>	Bit Field	RI	ESULT[2	::0]	VF	DRC		CHNR	
	Result Register 0, View A	Low	Туре		rh		rh	rh		rh	
CB <sub>H</sub>	ADC_RESRA0H	Reset: 00 <sub>H</sub>	Bit Field				RESUL	_T[10:3]			
	Result Register 0, View A	High	Туре				r	h			
CCH	ADC_RESRA1L	Reset: 00 <sub>H</sub>	Bit Field	RI	ESULT[2	1:0]	VF	DRC		CHNR	
	Result Register 1, View A	Low	Type		rh		rh	rh		rh	
CDH	ADC_RESRA1H	Reset: 00 <sub>H</sub>	Bit Field				RESUL	_T[10:3]			
	Result Register 1, View A		Type					h			
CEH	ADC_RESRA2L	Reset: 00 <sub>H</sub>	Bit Field	RI	ESULT[2	2:0]	VF	DRC		CHNR	
	Result Register 2, View A	Low	Type		rh		rh	rh		rh	
CF <sub>H</sub>	ADC_RESRA2H	Reset: 00 <sub>H</sub>	Bit Field				RESUL	_T[10:3]			
	Result Register 2, View A	High	Type				r	h			
D2 <sub>H</sub>	ADC_RESRA3L	Reset: 00 <sub>H</sub>	Bit Field	RI	ESULT[2	2:0]	VF	DRC		CHNR	
	Result Register 3, View A	Low	Type		rh		rh	rh		rh	
D3 <sub>H</sub>	ADC_RESRA3H	Reset: 00 <sub>H</sub>	Bit Field				RESUL	_T[10:3]			
	Result Register 3, View A	High	Type				r	h			
RMAP = 0											DRCT
CA <sub>H</sub>	ADC_RCR0 Result Control Register 0	Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	FEN	IEN	0		0	
			Туре	rw	rw	rw	rw		r		rw
CB <sub>H</sub>	ADC_RCR1 Result Control Register 1	Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	FEN	IEN		0		DRCT R
			Type	rw	rw	rw	rw		r		rw
CCH	ADC_RCR2 Result Control Register 2	Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	FEN	IEN		0		DRCT R
			Type	rw	rw	rw	rw		r		rw
CD <sub>H</sub>	ADC_RCR3 Result Control Register 3	Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	FEN	IEN		0		DRCT R
			Type	rw	rw	rw	rw		r		rw
CEH	ADC_VFCR	Reset: 00 <sub>H</sub>	Bit Field			0		VFC3	VFC2	VFC1	VFC0
	Valid Flag Clear Register		Type			r		w	W	W	W
RMAP = 0											
CA <sub>H</sub>	ADC_CHINFR Channel Interrupt Flag Re	Reset: 00 <sub>H</sub> egister	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0
			Type	rh							
CB <sub>H</sub>	ADC_CHINCR Channel Interrupt Clear R	Reset: 00 <sub>H</sub> egister	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	2	CHINC 1	CHINC 0
			Туре	W	W	w	W	w	W	w	W
CCH	ADC_CHINSR Channel Interrupt Set Re	Reset: 00 <sub>H</sub> gister	Bit Field	CHINS 7	CHINS 6	CHINS 5	CHINS 4	CHINS 3	CHINS 2	CHINS 1	CHINS 0
			Type	w	w	w	w	w	w	w	W
CD <sub>H</sub>	ADC_CHINPR Channel Interrupt Node P	Reset: 00 <sub>H</sub> ointer	Bit Field	CHINP 7	CHINP 6	CHINP 5	CHINP 4	CHINP 3	CHINP 2	CHINP 1	CHINF 0
	Register		Type	rw							
CE <sub>H</sub>	ADC_EVINFR Event Interrupt Flag Regis	Reset: 00 <sub>H</sub> ster	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4		0	EVINF 1	EVINF 0
			Type	rh	rh	rh	rh		r	rh	rh



Table 7 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CF <sub>H</sub>	ADC_EVINCR Reset Event Interrupt Clear Flag Regis		EVINC 7	EVINC 6	EVINC 5	EVINC 4	(	Ò	EVINC 1	EVINC 0
		Туре	W	w	w	w		r	w	w
D2 <sub>H</sub>	ADC_EVINSR Reset Event Interrupt Set Flag Registe		EVINS 7	EVINS 6	EVINS 5	EVINS 4	(	)	EVINS 1	EVINS 0
		Type	w	w	w	w		r	w	w
D3 <sub>H</sub>	ADC_EVINPR Reset Event Interrupt Node Pointer Re		EVINP 7	EVINP 6	EVINP 5	EVINP 4	(	)	EVINP 1	EVINP 0
		Туре	rw	rw	rw	rw	1	r	rw	rw
RMAP =	0, Page 6									
CA <sub>H</sub>	ADC_CRCR1 Reset Conversion Request Control Req		CH7	CH6	CH5	CH4		0 r		
		Type	rwh	rwh	rwh	rwh				
CB <sub>H</sub>	ADC_CRPR1 Reset Conversion Request Pending	: 00 <sub>H</sub> Bit Field	CHP7	CHP6	CHP5	CHP4	0			
	Register 1	Type	rwh	rwh	rwh	rwh			r	
CCH	ADC_CRMR1 Reset Conversion Request Mode Regis		0	LDEV	CLR PND	SCAN	ENSI	ENTR	EN	GT
		Type	r	w	w	rw	rw	rw	r	w
CD <sub>H</sub>	ADC_QMR0 Reset	: 00 <sub>H</sub> Bit Field	CEV	TREV	FLUSH	CLRV	TRMD	ENTR	EN	GT
	Queue Mode Register 0	Type	w	w	w	w	rw	rw	r	w
CEH	ADC_QSR0 Reset	: 20 <sub>H</sub> Bit Field		)	EMPTY	EV		(	0	
	Queue Status Register 0	Type		r	rh	rh			r	
CF <sub>H</sub>	ADC_Q0R0 Reset	: 00 <sub>H</sub> Bit Field	EXTR	ENSI	RF	V	0	R	REQCHN	R
	Queue 0 Register 0	Туре	rh	rh	rh	rh	r rh			
D2 <sub>H</sub>	ADC_QBUR0 Reset	: 00 <sub>H</sub> Bit Field	EXTR	ENSI	RF	V	0	0 REQCHNR		
	Queue Backup Register 0	Туре	rh	rh	rh	rh	r rh			
D2 <sub>H</sub>	ADC_QINR0 Reset	: 00 <sub>H</sub> Bit Field	EXTR	ENSI	RF	(	0 REQCHNR			R
	Queue Input Register 0	Type	w	w	w		r w			

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 8 Timer 2 Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
C0H	T2_T2CON Timer 2 Control Register	Reset: 00 <sub>H</sub>	Bit Field	TF2	EXF2		0	EXEN2	TR2	C/T2	CP/ RL2
			Type	rwh	rwh		r	rw	rwh	rw	rw
C1 <sub>H</sub>	T2_T2MOD Timer 2 Mode Register	Reset: 00 <sub>H</sub>	Bit Field	(	)	EDGE SEL	PREN		T2PRE		DCEN
			Туре		r	rw	rw		rw		rw
C2 <sub>H</sub>	T2_RC2L	Reset: 00 <sub>H</sub>	Bit Field	RC2[7:0]							
	Timer 2 Reload/Capture	Register Low	Туре				rv	vh			
C3 <sub>H</sub>	T2_RC2H	Reset: 00 <sub>H</sub>	Bit Field				RC2	[15:8]			
	Timer 2 Reload/Capture	Register High	Туре				rv	vh			
C4 <sub>H</sub>	T2_T2L	Reset: 00 <sub>H</sub>	Bit Field				THL	2[7:0]			
	Timer 2 Register Low		Туре				rv	vh			
C5 <sub>H</sub>	T2_T2H	Reset: 00 <sub>H</sub>	Bit Field				THL2	[15:8]			
	Timer 2 Register High		Туре				rv	vh			



The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

# Table 9 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0					I	1	1	1	
A3 <sub>H</sub>	CCU6_PAGE Reset: 00 <sub>H</sub>	Bit Field	C	)P	ST	NR	0		PAGE	
	Page Register for CCU6	Туре	١	N	١	٧	r		rw	
RMAP =	0, Page 0									
9A <sub>H</sub>	CCU6_CC63SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC	63SL			
	Channel CC63 Low	Туре					w			
9B <sub>H</sub>	CCU6_CC63SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC63 High	Bit Field					53SH			
00	•	Type	T40	T40			W	T40	TAODO	TAODD
9C <sub>H</sub>	CCU6_TCTR4L Reset: 00 <sub>H</sub> Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR		)	DTRES	RES	T12RS	
o.D.	20112 7077 111	Туре	W	W		r	W	W	W	W
9D <sub>H</sub>	CCU6_TCTR4H Reset: 00 <sub>H</sub> Timer Control Register 4 High	Bit Field	T13 STD	T13 STR		0		T13 RES	T13RS	T13RR
		Туре	W	w		r		w	W	W
9E <sub>H</sub>	CCU6_MCMOUTSL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Shadow Register Low	Bit Field	STRM CM	0	MCMPS rw					
	9	Туре	W	r						
9F <sub>H</sub>	CCU6_MCMOUTSH Reset: 00 <sub>H</sub> Multi-Channel Mode Output Shadow	Bit Field	STRHP	0						
	Register High	Туре	W	r	rw rw 20 RCC62 RCC62 RCC61 RCC61 RCC61					D0000
A4 <sub>H</sub>	CCU6_ISRL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Reset Register Low	Bit Field	RT12P M	RT12O M	F R F R I					R
	ŭ .	Туре	W	W	w	W	W	w	w	W
A5 <sub>H</sub>	CCU6_ISRH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Reset Register High	Bit Field	RSTR	RIDLE	RWHE	RCHE	0	RTRPF	PM	RT13 CM
	* *	Туре	W	W	w	W	r	W	W	W
A6 <sub>H</sub>	CCU6_CMPMODIFL Reset: 00 <sub>H</sub> Compare State Modification Register Low	Bit Field	0	MCC63 S		0		S	MCC61 S	S
		Туре	r	W		r		W	W	W
A7 <sub>H</sub>	CCU6_CMPMODIFH Reset: 00 <sub>H</sub> Compare State Modification Register High	Bit Field	0	MCC63 R		0		R	MCC61 R	R
	9	Туре	r	W		r		W	W	w
FA <sub>H</sub>	CCU6_CC60SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC60 Low						60SL			
		Туре					wh			
FB <sub>H</sub>	CCU6_CC60SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC60 High	Bit Field					60SH			
	•	Туре	1				wh			
FC <sub>H</sub>	CCU6_CC61SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC61 Low	Bit Field					61SL			
		Type	rwh CC61SH							
FD <sub>H</sub>	CCU6_CC61SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC61 High	Bit Field								
		Туре					wh			
FE <sub>H</sub>	CCU6_CC62SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC62 Low	Bit Field			CC62SL					
		Туре		rwh						
FF <sub>H</sub>	CCU6_CC62SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field			CC62SH					
	Channel CC62 High	Type	e rwh							



# Table 9 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
RMAP =	0, Page 1				l .					l .			
9A <sub>H</sub>	CCU6_CC63RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC63 Low	Bit Field					3VL						
		Type					h						
9B <sub>H</sub>	CCU6_CC63RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC63 High	Bit Field					3VH						
20		Туре					h D) (I						
9C <sub>H</sub>	CCU6_T12PRL Reset: 00 <sub>H</sub> Timer T12 Period Register Low	Bit Field					PVL						
0.0	· ·	Туре					vh PVH						
9D <sub>H</sub>	CCU6_T12PRH Reset: 00 <sub>H</sub> Timer T12 Period Register High	Bit Field Type											
0E	CCU6 T13PRL Reset: 00 <sub>H</sub>	Type rwh Bit Field T13PVL											
9E <sub>H</sub>	Timer T13 Period Register Low	Type rwh											
05	CCU6 T13PRH Reset: 00 <sub>H</sub>	Bit Field											
9F <sub>H</sub>	Timer T13 Period Register High	Type											
۸.4	0 0	Bit Field	rwh										
A4 <sub>H</sub>	CCU6_T12DTCL Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer T12 Low	Туре	DTM rw										
A5 <sub>H</sub>	CCU6_T12DTCH Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer		0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0			
	T12 High	Туре	r	rh	rh	rh	r	rw	rw	rw			
A6 <sub>H</sub>	CCU6_TCTR0L Reset: 00 <sub>H</sub> Timer Control Register 0 Low	Bit Field	CTM	CDIR	STE12	T12R	T12 PRE	T12CLK					
		Туре	rw	rh	rh	rh	rw						
A7 <sub>H</sub>	CCU6_TCTR0H Reset: 00 <sub>H</sub> Timer Control Register 0 High	Bit Field	(	)	STE13	T13R	T13 PRE						
		Туре	r rh rh rw rw										
FA <sub>H</sub>	CCU6_CC60RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field CC60VL											
	CC60 Low	Туре	Type rh										
FB <sub>H</sub>	CCU6_CC60RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field CC60VH											
	CC60 High	Туре	rh										
FC <sub>H</sub>	CCU6_CC61RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field	CC61VL										
	CC61 Low	Туре	rh										
FD <sub>H</sub>	CCU6_CC61RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field	CC61VH										
	CC61 High	Туре	Type rh										
FE <sub>H</sub>	CCU6_CC62RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field	CC62VL										
	CC62 Low	Туре	rh										
FF <sub>H</sub>	CCU6_CC62RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field	CC62VH										
	CC62 High	Туре				r	h						
	0, Page 2	ı											
9A <sub>H</sub>	CCU6_T12MSELL Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select												
	Register Low	Туре	rw rw										
9B <sub>H</sub>	CCU6_T12MSELH Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select	Bit Field	DBYP HSYNC MSEL62										
	Register High	Туре	rw rw rw										



# Table 9 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
9C <sub>H</sub>	CCU6_IENL Reset: 00 <sub>H</sub>	Bit Field	ENT12	ENT12	ENCC	ENCC	ENCC	ENCC	ENCC	ENCC	
	Capture/Compare Interrupt Enable		PM	OM	62F	62R	61F	61R	60F	60R	
	Register Low	Type	rw	rw	rw	rw	rw	rw	rw	rw	
9D <sub>H</sub>	CCU6_IENH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Enable Register High	Bit Field	ENSTR	EN IDLE	EN WHE	EN CHE	0	EN TRPF	ENT13 PM	ENT13 CM	
v v	Type	rw	rw	rw	rw	r	rw	rw	rw		
9E <sub>H</sub>	CCU6_INPL Reset: 40 <sub>H</sub> Capture/Compare Interrupt Node Pointer Register Low	Bit Field		CHE	INPCC62		INPCC61		INPCC60		
	•	Туре	rw		rw		rw		rw		
9F <sub>H</sub>	CCU6_INPH Reset: 39 <sub>H</sub> Capture/Compare Interrupt Node Pointer Register High	Bit Field		)	INPT13		INPT12		INPERR		
	0 0	Туре		r	rw			W	rw		
A4 <sub>H</sub>	CCU6_ISSL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Set Register Low	Bit Field	ST12P M	ST12O M	F	R	SCC61 F	R	F	SCC60 R	
	· ·	Туре	w	w	w	w	w	w	w	w	
A5 <sub>H</sub>	CCU6_ISSH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Set Register High	Bit Field	SSTR	SIDLE	SWHE	SCHE	SWHC	STRPF	ST13 PM	ST13 CM	
	<u> </u>	Туре	W	w	w	w	w	w	w	W	
A6 <sub>H</sub>	CCU6_PSLR Reset: 00 <sub>H</sub> Passive State Level Register	Bit Field	PSL63	0			P				
	9	Туре	rwh	r				wh			
	CCU6_MCMCTR Reset: 00 <sub>H</sub> Multi-Channel Mode Control Register	Bit Field		)	SWSYN		0	SWSI			
	, and the second	Туре		r 			r	rw			
		Bit Field	0 T13TED				T13TEC		T13 SSC	T12 SSC	
		Type	r				rw		rw	rw	
FB <sub>H</sub>	CCU6_TCTR2H Reset: 00 <sub>H</sub> Timer Control Register 2 High	Bit Field	0					BRSEL T12RSEL			
<b>50</b>		Туре	г					rw rw			
FC <sub>H</sub>	CCU6_MODCTRL Reset: 00 <sub>H</sub> Modulation Control Register Low	Bit Field	MC MEN	0			T12M				
		Туре	rw	r				W			
FD <sub>H</sub>	CCU6_MODCTRH Reset: 00 <sub>H</sub> Modulation Control Register High	Bit Field	ECT13 O	0	T13MODEN						
		Туре	rw	r	rw						
FE <sub>H</sub>	CCU6_TRPCTRL Reset: 00 <sub>H</sub> Trap Control Register Low	Bit Field			0 TRPM2 TRPM1					_	
	· · ·	Туре	TDDDE	TODEN	r		TD	rw	rw	rw	
FF <sub>H</sub>	CCU6_TRPCTRH Reset: 00 <sub>H</sub> Trap Control Register High	Bit Field	TRPPE N	13				PEN			
		Туре	rw	rw			r	W			
	0, Page 3	D: E: 11	•	-							
9A <sub>H</sub>	CCU6_MCMOUTL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register Low	Bit Field	0	R		MCMP					
OD		Type Bit Field	r	rh	rh		n	EVDI			
9B <sub>H</sub>	CCU6_MCMOUTH Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register High			0 CURH EXPH							
00	•	Type		TAROM	10000	rh	100045	10004	rh	10000	
9C <sub>H</sub>	CCU6_ISL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Register Low	Bit Field			ICC62F	R	ICC61F	R	ICC60F	R	
0.0	· ·	Type	rh	rh	rh	rh	rh	rh	rh	rh	
9D <sub>H</sub>	CCU6_ISH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	STR	IDLE	WHE .	CHE	TRPS	TRPF		T13CM	
	Register High	Туре	rh	rh	rh	rh	rh	rh	rh	rh	
	CCU6_PISEL0L Reset: 00 <sub>H</sub> Port Input Select Register 0 Low	Bit Field	ISTRP		ISCC62		ISCC61		ISCC60		
	Fort input Select Register U Low	Туре	rw		rw		rw		rw		



Table 9 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
9F <sub>H</sub>	CCU6_PISEL0H Reset: 00 <sub>H</sub> Port Input Select Register 0 High	Bit Field			ISPOS2		ISPOS1		ISPOS0			
		Туре			r	rw		rw		N		
A4 <sub>H</sub>	CCU6_PISEL2 Reset: 00 <sub>H</sub> Port Input Select Register 2	Bit Field	0 IST13HR									
		Туре	r rw									
FA <sub>H</sub>	CCU6_T12L Reset: 00 <sub>H</sub>	Bit Field	T12CVL									
	Timer T12 Counter Register Low	Туре	rwh									
FB <sub>H</sub>	CCU6_T12H Reset: 00 <sub>H</sub>	Bit Field	T12CVH									
	Timer T12 Counter Register High	Туре	rwh									
FC <sub>H</sub>	CCU6_T13L Reset: 00 <sub>H</sub>	Bit Field	T13CVL									
	Timer T13 Counter Register Low		rwh									
$FD_H$	CCU6_T13H Reset: 00 <sub>H</sub>	Bit Field	T13CVH									
	Timer T13 Counter Register High	Туре	rwh									
FE <sub>H</sub>	CCU6_CMPSTATL Reset: 00 <sub>H</sub> Compare State Register Low	Bit Field	0	CC63 ST	CCPO S2	CCPO S1	CCPO S0	CC62 ST	CC61 ST	CC60 ST		
		Туре	r	rh	rh	rh	rh	rh	rh	rh		
FF <sub>H</sub>	CCU6_CMPSTATH Reset: 00 <sub>H</sub> Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS		
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh		

The SSC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 10 SSC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP =	0		1			I		1				
A9 <sub>H</sub>	SSC_PISEL Reset: 00 <sub>H</sub> Port Input Select Register	Bit Field		0						MIS		
		Type			r			rw	rw	rw		
AA <sub>H</sub>	SSC_CONL Reset: 00 <sub>H</sub> Control Register Low Programming Mode	Bit Field	LB PO PH HB BM									
		Type	rw rw rw rw						w			
	Operating Mode	Bit Field			Ö		BC					
		Type			r		rh					
AB <sub>H</sub>	SSC_CONH Reset: 00 <sub>H</sub> Control Register High Programming Mode	Bit Field	EN	MS	0	AREN	BEN	PEN	REN	TEN		
		Type	rw	rw	r	rw	rw	rw	rw	rw		
	Operating Mode	Bit Field	EN	MS	0	BSY	BE	PE	RE	TE		
		Type	rw	rw	r	rh	rwh	rwh	rwh	rwh		
AC <sub>H</sub>	SSC_TBL Reset: 00 <sub>H</sub> Transmitter Buffer Register Low	Bit Field	TB_VALUE									
		Type	rw									
AD <sub>H</sub>	SSC_RBL Reset: 00	Bit Field	eld RB_VALUE									
	Receiver Buffer Register Low	Type	rh									
AE <sub>H</sub>	SSC_BRL Reset: 00 <sub>H</sub> Baudrate Timer Reload Register Low		BR_VALUE[7:0]									
		Type	rw									
AF <sub>H</sub>	SSC_BRH Reset: 00		BR_VALUE[15:8]									
	Baudrate Timer Reload Register High	Туре	rw									



The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

# Table 11 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	1		1	Į.			Į.			I
E9 <sub>H</sub>	MMCR2 Reset: 0U <sub>H</sub> Monitor Mode Control Register 2	Bit Field	EXBC_ P	EXBC	MBCO N_P	MBCO N	MMEP _P	MMEP	MMOD E	JENA
		Туре	w	rw	w	rwh	w	rwh	rh	rh
F1 <sub>H</sub>	MMCR Reset: 00 <sub>H</sub> Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	MSTEP _P	MSTEP	MRAM S_P	MRAM S	TRF	RRF
		Туре	w	hw	w	rw	w	rwh	rh	rh
F2 <sub>H</sub>	MMSR Reset: 00 <sub>H</sub> Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F
		Туре	rw	rh	rwh	rwh	rwh	rwh	rwh	rwh
F3 <sub>H</sub>	F3 <sub>H</sub> MMBPCR Reset: 00 <sub>H</sub> BreakPoints Control Register		SWBC	HW	ВЗС	HW	HWB2C		HWB0C	
		Type	rw	r	W	r		rw	r	w
F4 <sub>H</sub>	F4 <sub>H</sub> MMICR Reset: 00 <sub>H</sub> Monitor Mode Interrupt Control Register		DVECT	DRETR	(	0 MMUIE MMUIE F		RRIE_ P	RRIE	
		Туре	rwh	rwh		r w		rw	w	rw
F5 <sub>H</sub>	MMDR Reset: 00 <sub>H</sub> Monitor Mode Data Register	Bit Field	MMRR							
	Receive	Type	rh							
	Transmit	Bit Field	MMTR							
		Туре	W							
F6 <sub>H</sub>	HWBPSR Reset: 00 <sub>H</sub> Hardware Breakpoints Select Register		0 BPSEL BPSEL _P			SEL				
		Туре	r w				r	w		
F7 <sub>H</sub>	HWBPDR Reset: 00 <sub>H</sub>	Bit Field				HWI	3Pxx			
	Hardware Breakpoints Data Register	Туре	rw							



# Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

### Features:

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- 32-byte minimum program width<sup>1)</sup>
- · 1-sector minimum erase width
- 1-byte read access
- 112.5 ns minimum read access time (3 x t<sub>CCLK</sub> @ f<sub>CCLK</sub> = 26.7 MHz<sup>2</sup>)
- Operating supply voltage: 2.5 V ± 7.5 %
- Program time: 2.2 ms (typical)
- Erase time: 120 ms (typical)

Table 12 Flash Data Retention and Endurance Targets

Retention up to <sup>1)</sup>	Endurance up to <sup>1)</sup>	Programming Temperature	Size
20 years	1,000 cycles	0 – 100°C	15 Kbytes
5 years	10,000 cycles	-40 – 125°C	896 bytes
2 years	100,000 cycles	-40 – 125°C	128 bytes

<sup>1)</sup> Specification according to operating temperature profile with 0.2ppm error rate.

P-Flash: 32-byte wordline can only be programmed once, i.e., one gate disturb allowed. D-Flash: 32-byte wordline can be programmed twice, i.e., two gate disturbs allowed.

<sup>2)</sup> f<sub>sys</sub> = 80 MHz (f<sub>CCLK</sub> = 26.7 MHz) is the maximum allowable frequency for Flash read access. f<sub>sys</sub> = 80 MHz is also the only frequency for Flash programming and erasing.



## Flash Bank Sectorization

The XC866 product family offers four Flash devices with either 8 Kbytes or 16 Kbytes of embedded Flash memory. These Flash memory sizes are made up of two or four 4-Kbyte Flash banks, respectively. Each Flash device consists of Program Flash (P-Flash) bank(s) and a single Data Flash (D-Flash) bank with different sectorization shown in Figure 11. Both types can be used for code and data storage. The label "Data" neither implies that the D-Flash is mapped to the data memory region, nor that it can only be used for data storage. It is used to distinguish the different Flash bank sectorizations. The XC866 ROM devices offer a single 4-Kbyte D-Flash bank.




Figure 11 Flash Bank Sectorization

The internal structure of each Flash bank represents a sector architecture for flexible erase capability. The minimum erase width is always a complete sector, and sectors can be erased separately or in parallel. Contrary to standard EPROMs, erased Flash memory cells contain 0s.

The D-Flash bank is divided into more physical sectors for extended erasing and reprogramming capability; even numbers for each sector size are provided to allow greater flexibility and the ability to adapt to a wide range of application requirements.



# Flash Programming Width

For the P-Flash banks, a programmed wordline (WL) must be erased before it can be reprogrammed as the Flash cells can only withstand one gate disturb. This means that the entire sector containing the WL must be erased since it is impossible to erase a single WL.

For the D-Flash bank, the same WL can be programmed twice before erasing is required as the Flash cells are able to withstand two gate disturbs. Hence, it is possible to program the same WL, for example, with 16 bytes of data in two times (see Figure 12).




Figure 12 D-Flash Programming

Note: When programming a D-Flash WL the second time, the previously programmed Flash memory cells (whether 0s or 1s) should be reprogrammed with 0s to retain its original contents and to prevent "over-programming".



## Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC866 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

Figure 13 to Figure 17 give a general overview of the interrupt sources and illustrates the request and control flags.




Figure 13 Non-Maskable Interrupt Request Source






Figure 14 Interrupt Request Sources (Part 1)






Figure 15 Interrupt Request Sources (Part 2)






Figure 16 Interrupt Request Sources (Part 3)






Figure 17 Interrupt Request Sources (Part 4)



Each interrupt input has an associated interrupt vector address. This vector is accessed in order to service the corresponding interrupt source. The assignment of the XC866 interrupt sources is summarized in **Table 13**.

Table 13 Interrupt Vector Addresses

Interrupt Input	Vector Address	Interrupt Sources
NMI	0073 <sub>H</sub>	Watchdog Timer, PLL, Flash Interface Timer, OCDS, VDD and VDDP prewarning, Flash ECC
XINTR0	0003 <sub>H</sub>	External Interrupt 0
XINTR1	000B <sub>H</sub>	Timer 0
XINTR2	0013 <sub>H</sub>	External Interrupt 1
XINTR3	001B <sub>H</sub>	Timer 1
XINTR4	0023 <sub>H</sub>	UART
XINTR5	002B <sub>H</sub>	Timer 2
XINTR6	0033 <sub>H</sub>	ADC_SRC[1:0]
XINTR7	003B <sub>H</sub>	SSC
XINTR8	0043 <sub>H</sub>	External Interrupt 2
XINTR9	004B <sub>H</sub>	External Interrupt [6:3]
XINTR10	0053 <sub>H</sub>	CCU6 INP0
XINTR11	005B <sub>H</sub>	CCU6 INP1
XINTR12	0063 <sub>H</sub>	CCU6 INP2
XINTR13	006B <sub>H</sub>	CCU6 INP3



Each interrupt source, except for NMI, can be individually programmed to one of the four possible priority levels. The NMI has the highest priority and supersedes all other interrupts. Two pairs of interrupt priority registers (IP and IPH, IP1 and IPH1) are available to program the priority level of each non-NMI interrupt vector.

A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another interrupt of the same or lower priority. Further, an interrupt of the highest priority cannot be interrupted by any other interrupt source.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in **Table 14**.

Table 14 Priority Structure within Interrupt Level

· · · · · · · · · · · · · · · · · · ·				
Level				
(highest)				
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				



### **Parallel Ports**

The XC866 has 27 port pins organized into four parallel ports, Port 0 (P0) to Port 3 (P3). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1 and P3 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals, and also analog inputs for the Analog-to-Digital Converter (ADC).

### **Bidirectional Port Features:**

- · Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

## **Input Port Features:**

- Configurable pull-up/pull-down devices
- Receive of data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- · Analog input for ADC module






Figure 18 General Structure of Bidirectional Port






Figure 19 General Structure of Input Port



# Power Supply System with Embedded Voltage Regulator

The XC866 microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 20** shows the XC866 power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.




Figure 20 XC866 Power Supply System

## **EVR Features:**

- Input voltage (V<sub>DDP</sub>): 3.3 V/5.0 V
  Output voltage (V<sub>DD</sub>): 2.5 V ± 7.5%
- · Low power voltage regulator provided in power-down mode
- V<sub>DD</sub> and V<sub>DDP</sub> prewarning detection
- V<sub>DD</sub> brownout detection



## Reset Control

The XC866 has five types of reset: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC866 is first powered up, the status of certain pins (see **Table 17**) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

The hardware reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin RESET is provided for the hardware reset.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is a reset while the device is in power-down mode (wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.

The threshold voltages for power-on reset and brownout reset are shown in **Figure 21** and **Table 15**.




Figure 21 XC866 Supply Threshold Detection



Table 15 XC866 Supply Threshold Detection

Parameters	Symbol	Value	Unit
V <sub>DD</sub> prewarning voltage <sup>1)</sup>	$V_{DDPW}$	2.3	V
V <sub>DD</sub> brownout voltage <sup>1)</sup>	$V_{DDBO}$	2.1	V
min. RAM retention voltage	$V_{DDRAM}$	tbd	V
V <sub>DD</sub> brownout voltage in power-down <sup>2)</sup>	$V_{DDBOPD}$	1.6	V
V <sub>DDP</sub> prewarning voltage <sup>3)</sup>	V <sub>DDPPW</sub>	4.0	V
Power-on reset voltage <sup>2)</sup>	$V_{DDPOR}$	1.6	V

<sup>1)</sup> Detection must be disabled in power-down mode.

## **Module Reset Behavior**

**Table 16** shows how the functions of the XC866 are affected by the various reset types. A " $\blacksquare$ " means that this function is reset to its default state.

Table 16 Effect of Reset on Device Functions

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core					
Peripherals					
On-Chip Static RAM	Not affected, reliable	Not affected, reliable	Not affected, reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL		Not affected			
Port Pins					
EVR	The voltage regulator is switched on	Not affected	-	•	
FLASH					
NMI		Disabled	Disabled		

<sup>&</sup>lt;sup>2)</sup> Detection is enabled in both active and power-down mode.

<sup>3)</sup> Detection is enabled for external power supply of 5.0V, even in power-down mode. Detection must be disabled for external power supply of 3.3V.



## **Booting Scheme**

When the XC866 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. **Table 17** shows the available boot options in the XC866.

Table 17 XC866 Boot Selection

MBC	TMS	P0.0	Type of Mode	PC Start Value
1	х	х	User Mode; OSC/PLL non-bypassed	0000 <sub>H</sub>
0	0	х	BSL Mode; OSC/PLL non-bypassed	0000 <sub>H</sub>
0	1	0	OCDS Mode; OSC/PLL non-bypassed	0000 <sub>H</sub>

## **Clock Generation Unit**

The Clock Generation Unit (CGU) allows great flexibility in the clock generation for the XC866. The power consumption is indirectly proportional to the frequency, whereas the performance of the microcontroller is directly proportional to the frequency. During user program execution, the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

### Features:

- Phase-Locked Loop (PLL) for multiplying clock source by different factors
- PLL Base Mode
- Prescaler Mode
- PLL Mode
- · Power-down mode support



The CGU consists of an oscillator circuit and a PLL.In the XC866, the oscillator can be from either of these two sources: the on-chip oscillator (10 MHz) or the external oscillator (3 MHz to 12 MHz). The term "oscillator" is used to refer to both on-chip oscillator and external oscillator, unless otherwise stated. After the reset, the on-chip oscillator will be used by default. The external oscillator can be selected via software. In addition, the PLL provides a fail-safe logic to perform oscillator run and loss-of-lock detection. This allows emergency routines to be executed for system recovery or to perform system shut down.




Figure 22 CGU Block Diagram

# **Direct Drive (PLL Bypass Operation)**

During PLL bypass operation, the system clock has the same frequency as the external clock source. For the XC866, the PLL bypass cannot be set active. Hence, the direct drive mode is not available for use.

$$f_{SYS} = f_{OSC}$$

## **PLL Base Mode**

The system clock is derived from the VCO base frequency clock divided by the K factor. Both VCO bypass and PLL bypass must be inactive for this PLL mode.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$



# **Prescaler Mode (VCO Bypass Operation)**

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

## **PLL Mode**

The system clock is derived from the oscillator clock, multiplied by the N factor, and divided by the P and K factors. Both VCO bypass and PLL bypass must be inactive for this PLL mode. The PLL mode is used during normal system operation. .

$$\mathbf{f}_{\mathrm{SYS}} = \, \mathbf{f}_{\mathrm{OSC}} \! \times \! \frac{\mathbf{N}}{\mathbf{P} \! \times \! \mathbf{K}}$$

# **System Frequency Selection**

For the XC866, the values of P and K are fixed to "1" and "2", respectively. In order to obtain the required system frequency,  $f_{sys}$ , the value of N can be selected by bit NDIV for different oscillator inputs. **Table 18** provides examples on how  $f_{sys} = 80$  MHz can be obtained for the different oscillator sources.

Table 18 System frequency (f<sub>svs</sub> = 80 MHz)

and a system of the system of						
Oscillator	fosc	N	P	K	fsys	
On-chip	10 MHz	16	1	2	80 MHz	
External	10 MHz	16	1	2	80 MHz	
	8 MHz	20	1	2	80 MHz	
	5 MHz	32	1	2	80 MHz	

Note: The XC866 system frequency must be maintained between 75 MHz to 80 MHz.

Table 19 shows the VCO range for the XC866.

Table 19 VCO Range

	min.	max.	Unit
f <sub>vco</sub>	150	200	MHz
f <sub>VCOFREE</sub>	40	130	MHz



# **Resonator Circuitry**

Figure 23 shows the recommended ceramic resonator circuitry.

When using an external resonator, its frequency can be within the range of 3 MHz to 12 MHz. A resonator load circuitry must be used, connected to both pins, XTAL1 and XTAL2. It normally consists of two load capacitances  $C_1$  and  $C_2$ , and in some cases, a feedback ( $R_f$ ) and/or damp ( $R_d$ ) resistor might be necessary.




Figure 23 Recommended External Ceramic Resonator Circuitry

Note: The manufacturer of the ceramic resonator should check the resonator circuitry and make recommendations for the  $C_1$ ,  $C_2$ ,  $R_f$  and  $R_d$  values to be used for stable start-up behavior.



# **Clock Management**

The CGU generates all clock signals required within the microcontroller from a single clock, f<sub>sys</sub>. During normal system operation, the typical frequencies of the different modules are as follow:

- CPU clock: CCLK, SCLK = 26.7 MHz
- CCU6 clock: FCLK = 26.7 MHz
- Other peripherals: PCLK = 26.7 MHz
- Flash Interface clock: CCLK3 = 80 MHz and CCLK = 26.7 MHz

In addition, the oscillator clock is output to pin CLKOUT. Figure 24 shows the clock distribution of the XC866.




Figure 24 Clock Generation from f<sub>sys</sub>

For power saving purposes, the clocks may be disabled or slowed down according to **Table 20**.

Table 20 System frequency (f<sub>sys</sub> = 80 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals, including CCU6, are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down	Oscillator and PLL are switched off.

Note: Flash programming and erasing can only be performed at  $f_{\rm sys} = 80$  MHz. However, Flash read access can be performed as long as  $f_{\rm sys} \leq 80$  MHz.



## **Power Saving Modes**

The power saving modes of the XC866 provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- · Stopping the clocks of individual system components
- · Reducing clock speed of some peripheral components
- · Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see Figure 25) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- · Idle mode
- Slow-down mode
- Power-down mode




Figure 25 Transition between Power Saving Modes




# Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is a count-up timer that overflows at a regular interval predefined by the user. Each overflow (time-out) triggers an NMI to the CPU and starts a reset prewarning period after which a system reset will be performed. To prevent a system reset, the WDT must be refreshed before an overflow occurs. This requirement neccesitates the regular refreshing of the WDT by the CPU, which if fulfilled, confirms that the XC866 system is functioning properly. Hence, an XC866 malfunction will be aborted in a user-specified time period.

#### Features:

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of f<sub>PCLK</sub>/2 or f<sub>PCLK</sub>/128
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of  $f_{PCLK}/2$  or  $f_{PCLK}/128$ . This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. **Figure 26** shows the block diagram of the WDT unit.



56

Figure 26 WDT Block Diagram



If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert WDTTO) and the reset prewarning is entered. The prewarning period lasts for 30<sub>H</sub> count, after which the system is reset (assert WDTRST).

The WDT has a "programmable window boundary" which disallows any refresh during the WDT's count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from  $0000_{\rm H}$  to the value obtained from the concatenation of WDTWINB and  $00_{\rm H}$ .

After being serviced, the WDT continues counting up from the value (<WDTREL> \* 2<sup>8</sup>). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected to be either f<sub>PCLK</sub>/2 or f<sub>PCLK</sub>/128
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period,  $P_{WDT}$ , between servicing the WDT and the next overflow can be determined by the following formula:

$$P_{WDT} = \frac{2^{(1+WDTIN\times6)}\times(2^{16}-WDTREL\times2^{8})}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period  $P_{WDT}$  between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see **Figure 27**. This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB should not be smaller than WDTREL.






Figure 27 WDT Timing Diagram

**Table 21** lists the possible watchdog time range that can be achieved for different module clock frequencies . Some numbers are rounded to 3 significant digits.

Table 21 Watchdog Time Ranges

Reload value	Prescaler for f <sub>PCLK</sub>				
in WDTREL	2 (WDTIN = 0)	128 (WDTIN = 1)			
	26.7 MHz	26.7 MHz			
FF <sub>H</sub>	19.2 μs	1.23 ms			
7F <sub>H</sub>	2.48 ms	159 ms			
00 <sub>H</sub>	4.92 ms	315 ms			



## Universal Asynchronous Receiver/Transmitter

The Universal Asynchronous Receiver/Transmitter (UART) provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

### Features:

- · Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - fixed or variable baud rate
- · Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception

The UART can operate in three asynchronous modes as shown in **Table 22**. Data is transmitted on TXD and received on RXD.

Table 22 UART Modes

Operating Mode	Baud Rate
Mode 0: Reserved	_
Mode 1: 8-bit shift UART	Variable
Mode 2: 9-bit shift UART	f <sub>PCLK</sub> /32 or f <sub>PCLK</sub> /64
Mode 3: 9-bit shift UART	Variable

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating. In mode 2, the baud rate is generated internally based on the UART input clock and can be configured to either  $f_{PCLK}/32$  or  $f_{PCLK}/64$ . The variable baud rate for mode 1 and mode 3 is principally set by the underflow rate of the dedicated baud-rate generator.



#### **Baud-Rate Generator**

The XC866 provides a dedicated baud-rate generator to generate the baud rate for the UART module, see **Figure 28**. It has programmable 8-bit reload value and 3-bit prescaler. The baud-rate generator is clocked with  $f_{\text{DIV}}$  that is derived via a prescaler from the input clock  $f_{\text{PCLK}}$ . The baud rate timer counts downwards and each underflow of the timer provides one clock pulse to the serial channel.

The baud rate provided by the baud-rate generator depends on the following:

- Input clock f<sub>PCLK</sub>
- Prescaler (PRE)
- 8-bit reload value (BG)




Figure 28 Baud-rate Generator Circuitry

"Baud rate clock" and "baud rate" must be distinguished from each other. The serial interface requires a clock rate that is 16 times the baud rate for internal synchronization. Therefore, the baud-rate generator must provide a "baud rate clock" to the serial interface where it is divided by 16 to obtain the actual "baud rate". The abbreviations  $f_{BR}$  and  $f_{PCLK}$  refer to the baud rate clock frequency and input clock frequency respectively. The following formula includes the factor and calculates the final baud rate.

band rate = 
$$\frac{f_{BR}}{16} = \frac{f_{PCLK}}{16 \times PRE \times (BG + 1)}$$
 where  $PRE \times (BG + 1) > 1$ 

For the XC866, the maximum achievable baud rate for a module clock of 26.7 MHz is 0.83 MBaud. **Table 23** lists various commonly used baud rates together with the required reload values and the deviation errors compared to the intended baud rate.



Table 23	Typical Baud Rates of UART
----------	----------------------------

Baud rate (f <sub>PCLK</sub> = 26.7 MHz)	PRE	BG	<b>Deviation Error</b>
19.2 kBaud	1	86 (56 <sub>H</sub> )	-0.22 %
9600 Baud	1	173 (AD <sub>H</sub> )	-0.22 %
4800 Baud	2	173 (AD <sub>H</sub> )	-0.22 %
2400 Baud	4	173 (AD <sub>H</sub> )	-0.22 %

### LIN Protocol

The UART can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multiple-slave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 29. The frame consists of the:

- header, which comprises a Break (13-bit time low), Synch Byte (55<sub>H</sub>), and ID field
- response time
- data bytes (according to UART protocol)
- checksum




Figure 29 Structure of LIN Frame



## **High-Speed Synchronous Serial Interface**

The High-Speed Synchronous Serial Interface (SSC) supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

### Features:

- · Master and slave mode operation
  - Full-duplex or half-duplex operation
- · Transmit and receive buffered
- Flexible data format
  - Programmable number of data bits: 2 to 8 bits
  - Programmable shift direction: LSB or MSB shift first
  - Programmable clock polarity: idle low or high state for the shift clock
  - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- · Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)



Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS\_CLK (Master Serial Shift Clock) or input via line SS\_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 30 shows the block diagram of the SSC.




Figure 30 SSC Block Diagram



## Timer 0 and Timer 1

Timers 0 and 1 are count-up timers which are incremented every machine cycle, or in terms of the input clock, every 2 PCLK cycles. They are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 24**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Table 24 Timer 0 and Timer 1 Modes

Mode	Operation	
0	13-bit timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.	
1	<b>16-bit timer</b> The timer registers, TLx and THx, are concatenated to form a 16-bit counter.	
2	8-bit timer with auto-reload The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.	
3	Timer 0 operates as two 8-bit timers  The timer registers, TL0 and TH0, operate as two separate 8-bit counters.  Timer 1 is halted and retains its count even if enabled.	



## Timer 2

Timer 2 is a 16-bit general purpose timer (THL2) that has two modes of operation, a 16-bit auto-reload mode and a 16-bit one channel capture mode. If the prescalar is disabled, Timer 2 counts with an input clock of PCLK/12. Timer 2 continues counting as long as it is enabled.

Table 25	Timer 2 Modes
I able 23	I IIIIei Z Woues

Mode	Description	
Auto-reload	<ul> <li>Up/Down Count Disabled</li> <li>Count up only</li> <li>Start counting from 16-bit reload value, overflow at FFF<sub>H</sub></li> <li>Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin T2EX as well</li> <li>Programmble reload value in register RC2</li> <li>Interrupt is generated with reload event</li> <li>Up/Down Count Enabled</li> <li>Count up or down, direction determined by level at input pin T2EX</li> <li>No interrupt is generated</li> <li>Count up         <ul> <li>Start counting from 16-bit reload value, overflow at FFF<sub>H</sub></li> <li>Reload event triggered by overflow condition</li> <li>Programmble reload value in register RC2</li> </ul> </li> <li>Count down         <ul> <li>Start counting from FFFF<sub>H</sub>, undeflow at value defined in register RC2</li> <li>Reload event triggered by underflow condition</li> <li>Reload event triggered by underflow condition</li> <li>Reload value fixed at FFFF<sub>H</sub></li> </ul> </li> </ul>	
Channel capture	<ul> <li>Count up only</li> <li>Start counting from 0000<sub>H</sub>, overflow at FFFF<sub>H</sub></li> <li>Reload event triggered by overflow condition</li> <li>Reload value fixed at 0000<sub>H</sub></li> <li>Capture event triggered by falling/rising edge at pin T2EX</li> <li>Captured timer value stored in register RC2</li> <li>Interrupt is generated with reload or capture event</li> </ul>	



## Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

## Timer T12 Features:

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- · Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- · Hysteresis-like control mode

## Timer T13 Features:

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

## **Additional Features:**

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage



The block diagram of the CCU6 module is shown in Figure 31.




Figure 31 CCU6 Block Diagram



## Analog-to-Digital Converter

The XC866 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at Port 2.

#### Features:

- Successive approximation
- 8-bit or 10-bit resolution (TUE of ± 1 LSB and ± 2 LSB, respectively)
- Eight analog channels
- Four independent result registers (configurable for FIFO functionality)
- Result data protection for slow CPU access (wait-for-read mode)
- · Single conversion mode
- Autoscan functionality
- Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- · Two independent conversion request sources with programmable priority
- Selectable conversion request trigger
- Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- · Cancel/restart feature for running conversions
- · Integrated sample and hold circuitry
- · Compensation of offset errors
- Low power modes



#### **ADC Clocking Scheme**

A common module clock  $f_{\mbox{ADC}}$  generates the various clock signals used by the analog and digital parts of the ADC module:

- f<sub>ADCA</sub> is input clock for the analog part.
- f<sub>ADCI</sub> is internal clock for the analog part (defines the time base for conversion length
  and the sample time). This clock is generated internally in the analog part, based on
  the input clock f<sub>ADCA</sub> to generate a correct duty cycle for the analog components.
- · f<sub>ADCD</sub> is input clock for the digital part.

The internal clock for the analog part  $f_{ADCI}$  is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures  $f_{ADCI}$  does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.




Figure 32 Clocking Scheme



For module clock  $f_{ADC}$  = 26.7 MHz, the analog clock  $f_{ADCI}$  frequency can be selected as shown in **Table 26**.

Table 26 f<sub>ADCI</sub> Frequency Selection

Module Clock f <sub>ADC</sub>	СТС	Prescaling Ratio	Analog Clock f <sub>ADCI</sub>
26.7 MHz	00 <sub>B</sub>	÷ 2	13.3 MHz (N.A)
	01 <sub>B</sub>	÷ 3	8.9 MHz
	10 <sub>B</sub>	÷ 4	6.7 MHz
	11 <sub>B</sub> (default)	÷ 32	833.3 kHz

As  $f_{ADCI}$  cannot exceed 10 MHz, bit field CTC should not be set to  $00_B$  when  $f_{ADC}$  is 26.7 MHz. During slow-down mode where  $f_{ADC}$  may be reduced to 13.3 MHz, 6.7 MHz etc., CTC can be set to  $00_B$  as long as the divided analog clock  $f_{ADCI}$  does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if  $f_{ADC}$  becomes too low during slow-down mode.

### **Conversion Sequence**

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (t<sub>SYN</sub>)
- Sample phase (t<sub>S</sub>)
- · Conversion phase
- Write result phase (t<sub>WR</sub>)




Figure 33 Conversion Timing



#### On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- use the built-in debug functionality of the XC800 Core
- · add a minimum of hardware overhead
- provide support for most of the operations by a Monitor Program
- use standard interfaces to communicate with the Host (a Debugger)

#### Features:

- Set breakpoints on instruction address and within a specified address range
- · Set breakpoints on internal RAM address
- Support unlimited software breakpoints in Flash/RAM code region
- · Process external breaks
- Step through the program code

The OCDS functional blocks are shown in **Figure 34**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals. After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack). The OCDS system is accessed through the JTAG<sup>1)</sup>, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC866 has been started in OCDS mode.

Data Sheet 71 V0.1, 2005-02 Preliminary

<sup>1)</sup> The pins of the JTAG port can be assigned to either Port 0 (primary) or Ports 1 and 2 (secondary). User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.






Figure 34 OCDS Block Diagram

### **JTAG ID Register**

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode  $04_{\rm H}$ ), and the same is also true immediately after reset.

The JTAG ID register contents for the XC866 Flash devices are given in Table 27.

Table 27 JTAG ID Summary

Device Type	Device Name	JTAG ID	
Flash	XC866L-4FR	1010 0083 <sub>H</sub>	
	XC866-4FR	100F 5083 <sub>H</sub>	
	XC866L-2FR	1010 2083 <sub>H</sub>	
	XC866-2FR	1010 1083 <sub>H</sub>	


Reset Value: 0000 0001<sub>B</sub>



## **Identification Register**

The XC866 identity register is located at Page 1 of address B3<sub>H</sub>.

## ID Identity Register



Field	Bits	Туре	Description
VERID	[2:0]	r	Version ID 001 <sub>B</sub>
PRODID	[7:3]	r	Product ID 00000 <sub>B</sub>



### **DC Characteristic Targets**

### **Parameter Interpretation**

The parameters described in the following pages represent, in part, the characteristics of the XC866, and in part, its demands on the system. To aid the correct interpretation of the parameters when making design decisions, their nature is indicated in the column "Symbol":

CC (Controller Characteristics):

The logic of the XC866 will provide signals with the respective timing characteristics.

**SR** (System Requirement):

The external system must provide signals with the respective timing characteristics to the XC866.

### **Power Sequencing**

**TBD** 



### **Absolute Maximum Rating Targets**

Maximum ratings are the extreme limits to which the XC866 can be subjected to without permanent damage.

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Ambient temperature	$T_{A}$	-40	125	°C	under bias	
Storage temperature	$T_{ST}$	-65	150	°C		
Junction temperature	$T_{J}$	-40	150	°C	under bias	
Voltage on power supply pin with respect to $V_{\rm SS}$	$V_{DDP}$	-0.5	6	٧		
Input current on any pin during overload condition	I <sub>IN</sub>	_	10	mA		
Absolute sum of all input currents during overload condition	$\Sigma I_{IN}$	-	tbd	mA		
Power dissipation	$P_{D}$	_	tbd	W		

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pin with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.

# **Operating Condition Targets**

The following operating conditions must not be exceeded in order to ensure correct operation of the XC866. All parameters mentioned in the following table refer to these operating conditions.

Parameter	Symbol	Limit Values		Unit	Notes/
		min.	max.		Conditions
Digital supply voltage	$V_{DDP}$	4.5	5.5	V	5V range
		3.0	4.5	V	3.3V range
Digital ground voltage	$V_{SS}$	(	0	V	

75



# **Input/Output Characteristic Targets**

 $V_{\rm SS}$  = 0 V;  $T_{\rm A}$  = -40 °C to +125 °C;

Parameter	Symbol		Limit '	Values	Unit	Test Conditions	
			min.	max.	4		
V <sub>DDP</sub> = 5V Range	•		•				
Output low voltage	$V_{OL}$	CC	_	1.0	٧	I <sub>OL</sub> = 15 mA	
			_	0.4	V	<i>I</i> <sub>OL</sub> = 5 mA	
Output high voltage	$V_{OH}$	CC	V <sub>DDP</sub> - 1.0	- (7	V	$I_{\rm OH}$ = -15 mA	
			V <sub>DDP</sub> - 0.4		V	I <sub>OH</sub> = -5 mA	
Input low voltage	$V_{IL}$	SR	-	$0.3  imes V_{DDP}$	V	CMOS Mode	
Input high voltage	$V_{IH}$	SR	$0.7  imes V_{DDP}$	_	V	CMOS Mode	
Input Hysteresis <sup>1)</sup>	HYS	CC	$0.08  imes V_{DDP}$	_	mV	CMOS Mode	
Pull-up current	$I_{PUH}$	SR	_	-10	μΑ	$V_{IH,min}$	
			-150	_	μΑ	$V_{IL,max}$	
Pull-down current	$I_{PDL}$	SR	_	10	μΑ	$V_{IL,max}$	
			150	_	μΑ	$V_{IH,min}$	
Input leakage current <sup>2)</sup>	$I_{OZ1}$	CC	_	500	nA	$0 < V_{IN} < V_{DDP}$	
Absolute sum of overload currents	$\Sigma   I_{OV}$	 SR	-	50	mA	3)	
$V_{DDP}$ = 3.3V Range					•		
Output low voltage	$V_{OL}$	CC	_	1.0	V	$I_{\rm OL}$ = 10 mA	
			_	0.4	V	$I_{OL} = 2.5 \text{ mA}$	
Output high voltage	$V_{OH}$	CC	V <sub>DDP</sub> - 1.0	-	V	I <sub>OH</sub> = -8 mA	
			V <sub>DDP</sub> - 0.4	_	V	$I_{\rm OH}$ = -2.5 mA	
Input low voltage	$V_{IL}$	SR	_	$0.3  imes V_{ extsf{DDP}}$	V	CMOS Mode	



 $V_{\rm SS}$  = 0 V;  $T_{\rm A}$  = -40 °C to +125 °C;

Parameter	Symbo	ol	Limit	Values	Unit	<b>Test Conditions</b>	
			min.	max.			
Input high voltage	V <sub>IH</sub> S	SR	$0.7  imes V_{DDP}$	-	V	CMOS Mode	
Input Hysteresis <sup>1)</sup>	HYS C	CC	$0.03  imes V_{DDP}$	_	mV	CMOS Mode	
Pull-up current	I <sub>PUH</sub> S	SR	_	-5	μΑ	$V_{IH,min}$	
			-50	- 0	μΑ	$V_{IL,max}$	
Pull-down current	I <sub>PDL</sub> S	SR	_	5	μΑ	$V_{IL,max}$	
			50	7	μΑ	$V_{IH,min}$	
Input leakage current <sup>2)</sup>	$I_{OZ1}$ C	CC	- 4	500	nA	$0 < V_{IN} < V_{DDP}$	
Absolute sum of overload currents	$\Sigma  I_{OV} $	SR	+	50	mA	3)	

Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> I<sub>OZ1</sub> verified by simulation of the NMOS and PMOS output driver. ESD components are not simulated. Leakage current of ESD components are not part of the defined leakage current.

<sup>3)</sup> Not 100% tested, verified by design/characterization.



## **AC Characteristic Targets**

# **Output Rise/Fall Times**

 $T_{\rm A}$  = -40 °C to +125 °C, unless otherwise noted

Parameter	Symbol	ol Limit Values		Unit	Test Conditions
		min.	max.		
$V_{\rm DDP}$ = 5V Range	"				
Rise/fall times 1) 2)	t <sub>R</sub> , t <sub>F</sub>	_	5	ns	20 pF. <sup>3)</sup>
$V_{DDP}$ = 3.3V Range	"		•		
Rise/fall times 1) 2)	t <sub>R</sub> , t <sub>F</sub>	_	7	ns	20 pF. <sup>4)</sup>

<sup>1)</sup> Rise/Fall time measurements are taken with 10% - 90% of the pad supply.

<sup>&</sup>lt;sup>4)</sup> Additional rise/fall time valid for  $C_L = 20pF - 100pF @ 0.225 ns/pF$ .




Figure 35 Rise/Fall Times Parameters

<sup>2)</sup> Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

<sup>&</sup>lt;sup>3)</sup> Additional rise/fall time valid for  $C_L = 20pF - 100pF @ 0.125 ns/pF$ .



### **Power and Reset Timing**

Parameter	Symbol		S	Unit	
		min.	typ.	max.	
V <sub>DDP</sub> start-up time	t <sub>VDDPS</sub> CC	_	-	tbd	us
V <sub>DD</sub> settle down time	$t_{ m VDDS}$ CC	_	2	tbd	us
On-Chip Oscillator start-up time	t <sub>OSCS</sub> CC	- 07	_	500	ns
PLL lock in time	$t_{LOCK}CC$	-	_	200	us
Flash Ramp Down time	t <sub>RAMPD</sub> SR		160	_	us




Figure 36 Reset Timing



# **JTAG Timing**

(Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter	Symbol	Limits		Unit
		min	max	
TCK clock period	$t_{TCK}SR$	50	_	ns
TCK high time	t <sub>1</sub> SR	20	_	ns
TCK low time	t <sub>2</sub> SR	20	_	ns
TCK clock rise time	$t_3$ SR	_	8	ns
TCK clock fall time	t <sub>4</sub> SR	_	8	ns




Figure 37 TCK Clock Timing



Parameter		nbol	Lir	Unit	
			min	max	
TMS setup to TCK _/	$t_1$	SR	8.0	_	ns
TMS hold to TCK _r	$t_2$	SR	4.0	_	ns
TDI setup to TCK _r	<i>t</i> <sub>1</sub>	SR	11.0	_	ns
TDI hold to TCK _/	$t_2$	SR	6.0	_	ns
TDO valid output from TCK ٦_	$t_3$	CC	_	tbd	ns
TDO high impedance to valid output from TCK 1	$t_4$	CC	_	tbd	ns
TDO valid output to high impedance from TCK 1	<i>t</i> <sub>5</sub>	CC	_	tbd	ns




Figure 38 JTAG Timing



### **SSC Master Mode Timing**

(Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter	Symbol	Limit	Unit	
		min.	max.	
SCLK clock frequency	1/t <sub>SCLK</sub> CC	7	25	MHz
MTSR delay from SCLK _	t <sub>1</sub> CC	0	tbd	ns
MRST setup to SCLK _/	t <sub>2</sub> SR	5	_	ns
MRST hold from SCLK	t <sub>3</sub> SR	5	_	ns




Figure 39 SSC Master Mode Timing



### **Power Supply Current**

Parameter		Symbol	Limit Values		Unit	<b>Test Condition</b>
			typ. <sup>1)</sup>	max. <sup>2)</sup>		
$V_{\text{DDP}}$ = 5V Range	!					
Active Mode	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mΑ	4)
Idle Mode	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mA	5)
Active Mode with slow-down enabled	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mA	6)
Idle Mode with slow-down enabled	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mA	7)
Power-Down Mode		$I_{PDP}$	tbd	tbd	μΑ	8)

#### Note:

- The typical  $I_{\rm DDP}$  values are periodically measured at  $T_{\rm A}$  = + 25 °C and  $V_{\rm DDP}$  = 5.0 V, but not 100% tested.
- <sup>2)</sup> The maximum  $I_{DDP}$  values are measured under worst case conditions ( $T_A = -40$  °C and  $V_{DDP} = 5.5$  V).
- 3) CPU clock, set by on-chip oscillator of 10 MHz and setting NDIV in PLL\_CON to 0010<sub>B</sub>.
- <sup>4)</sup>  $I_{DDP}$  (active mode) is measured with:  $\overline{RESET} = V_{DDP}$ .
- 5) I<sub>DDP</sub> (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled, RESET = V<sub>DDP</sub>.
- 6) I<sub>DDP</sub> (active mode with slow-down mode) is measured with: slow-down clock set to 1/32 of system clock, RESET = V<sub>DDP</sub>.
- 7) I<sub>DDP</sub> (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled, slow-down clock set to 1/32 of system clock, RESET = V<sub>DDP</sub>.
- 8)  $I_{PDP}$  (power-down mode) is measured with:  $\overline{RESET} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ , RXD/INT0 =  $V_{DDP}$ .



Parameter		Symbol	Limit	Limit Values		<b>Test Condition</b>
			typ. <sup>1)</sup>	max. <sup>2)</sup>		
$V_{\rm DDP}$ = 3.3V Rang	ge	ii.				
Active Mode	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mΑ	4)
Idle Mode	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mΑ	5)
Active Mode with slow-down enabled	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mA	6)
Idle Mode with slow-down enabled	26.7 MHz <sup>3)</sup>	$I_{DDP}$	tbd	tbd	mA	7)
Power-Down Mode		$I_{PDP}$	tbd	tbd	μΑ	8)

#### Note:

- The typical  $I_{\rm DDP}$  values are periodically measured at  $T_{\rm A}$  = + 25 °C and  $V_{\rm DDP}$  = 3.3 V, but not 100% tested.
- The maximum  $I_{\rm DDP}$  values are measured under worst case conditions ( $T_{\rm A}$  = -40 °C and  $V_{\rm DDP}$  = 3.6 V).
- 3) CPU clock, set by on-chip oscillator of 10 MHz and setting NDIV in PLL\_CON to 0010<sub>B</sub>.
- $I_{DDP}$  (active mode) is measured with:  $\overline{RESET} = V_{DDP}$ .
- 5) I<sub>DDP</sub> (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled, RESET = V<sub>DDP</sub>.
- $\frac{I_{DDP}}{RESET}$  (active mode with slow-down mode) is measured with: slow-down clock set to 1/32 of system clock,  $\frac{I_{DDP}}{RESET} = V_{DDP}$ .
- 7) I<sub>DDP</sub> (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled, slow-down clock set to 1/32 of system clock, RESET = V<sub>DDP</sub>.
- 8) I<sub>PDP</sub> (power-down mode) is measured with:  $\overline{RESET} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ , RXD/INT0=  $V_{DDP}$ .



### **ADC Characteristic Targets**

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. But in this case, the analog parameters may show a reduced performance. All ground pins (VSS) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

 $V_{SS} = 0 \text{ V}; T_{A} = -40 \text{ °C to } +125 \text{ °C};$ 

Parameter	Symbol	Limit Values			Unit	Test Conditions/
		min.	typ.	max.	1	Remarks
Analog reference voltage	$V_{AREF}$ SR	V <sub>AGND</sub> + 1	$V_{DDP}$	V <sub>DDP</sub> + 0.05	V	
Analog reference ground	$\begin{matrix} V_{AGND} \\ SR \end{matrix}$	V <sub>SS</sub> - 0.05	$V_{SS}$	V <sub>AREF</sub>	V	
Analog input voltage range	V <sub>AIN</sub> SR	V <sub>AGND</sub>	-	$V_{AREF}$	V	
ADC clocks	f <sub>ADC</sub>	-	20	40	MHz	module clock
	f <sub>ADCI</sub>		_	10	MHz	internal analog clock See Page 69
Sample time	t <sub>S</sub> CC	$(2 + INPCR0.STC) \times t_{ADCI}$		μs		
Conversion time	t <sub>C</sub> CC	See Page 87			μs	
Total unadjusted error	TUE <sup>1)</sup> CC	_	_	±1	LSB	8-bit conversion. <sup>2)</sup>
	$(\mathcal{O})$	_	_	±2	LSB	10-bit conversion. <sup>2)</sup>
Switched capacitance at the reference voltage input	C <sub>AREFSW</sub> CC	_	10	20	pF	2)3)
Switched capacitance at the analog voltage inputs	C <sub>AINSW</sub> CC	_	5	7	pF	2)4)
Input resistance of the reference input	R <sub>AREF</sub> CC	_	1	2	kΩ	2)
Input resistance of the selected analog channel	R <sub>AIN</sub> CC	-	1	1.5	kΩ	2)



- <sup>1)</sup> TUE is tested at  $V_{\mathsf{AREF}} = 5.0 \, \mathsf{V}, \, V_{\mathsf{AGND}} = 0 \, \mathsf{V}.$
- 2) Not subject to production test, verified by design/characterization
- 3) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.
- 4) The sampling capacity of the conversion C-Network is pre-charged to V<sub>AREF</sub>/2 before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than V<sub>AREF</sub>/2.




Figure 40 ADC Input Circuits



### **Conversion Timing**

Conversion time,  $t_C = t_{ADC} \times (1 + r \times (3 + n + STC))$  where r = CTC + 2 for  $CTC = 00_B$ ,  $01_B$  or  $10_B$ , r = 32 for  $CTC = 11_B$ , CTC = Conversion Time Control (GLOBCTR.CTC), STC = Sample Time Control (INPCR0.STC), n = 8 or 10 (for 8-bit and 10-bit conversion respectively),  $t_{ADC} = 1 / f_{ADC}$ 

### **Package Outline**




Figure 41 PG-TSSOP-38-3 Package Outline

