# **SPS**

The SPS product family is specially designed for an off line SMPS with minimal external component. The SPS consist of high voltage Power SenseFET and current mode PWM IC. Included control IC features a trimmed oscillator, under voltage lock out, leading edge blanking, optimized gate turnon/turn-off driver, thermal shut down protection, over voltage protection, and temperature compensated precision current source for loop compensation and fault protection circuitry. Compared to discrete MOSFET and controller or RCC switching converter solution, a SPS can reduce total component count, design size, weight and at the same time increase efficiency, productivity and system reliability. It has a basic platform well suited for cost effective monitor power supply.

# 1.DRAIN 2. GND 3. V<sub>CC</sub> 4. FB 5. Sync


# **FEATURES**

- Wide operating frequency range up to 150kHz
- Pulse by pulse over current limiting
- Over load protection
- Over voltage protection (Min. 23V)
- · Internal thermal shutdown function
- Under voltage lockout
- Internal high voltage sense FET
- · External sync terminal
- · Latch up Mode

# ORDERING INFORMATION

Device	Package	Rating	Topr (°C)
KA2S0680	TO-3P-5L	800V, 6A	–25°C to +85°C

# **BLOCK DIAGRAM**





KA2S0680 SPS

# **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Value	Unit
Drain-source (GND) voltage (1)	V <sub>DSS</sub>	800	V
Drain-Gate voltage (R <sub>GS</sub> =1MΩ)	$V_{DGR}$	800	V
Gate-source (GND) voltage	V <sub>GS</sub>	±30	V
Drain current pulsed (2)	I <sub>DM</sub>	24.0	A <sub>DC</sub>
Single pulsed avalanche energy (3)	E <sub>AS</sub>	455	mJ
Avalanche current <sup>(4)</sup>	I <sub>AS</sub>	20	A
Continuous drain current (T <sub>C</sub> =25°C)	I <sub>D</sub>	6.0	A <sub>DC</sub>
Continuous drain current (T <sub>C</sub> =100°C)	I <sub>D</sub>	4.0	A <sub>DC</sub>
Supply voltage	V <sub>CC</sub>	30	V
Analog input voltage range	V <sub>FB</sub>	−0.3 to V <sub>SD</sub>	V
Total power dissipation	P <sub>D</sub> (watt H/S)	150	W
	Derating	1.21	W/°C
Operating temperature	T <sub>OPR</sub>	-25 to +85	°C
Storage temperature	T <sub>STG</sub>	-55 to +150	°C

# NOTES:

- 1. Tj=25°C to 150°C
- 2. Repetitive rating: Pulse width limited by maximum junction temperature
- 3. L=24mH,  $V_{DD}$ =50V,  $R_G$ =25 $\Omega$ , starting Tj=25 $^{\circ}$ C
- 4. L=13uH,  $V_{DD}$ =310V, Tj=25°C



# **ELECTRICAL CHARACTERISTICS (SFET part)**

(Ta=25°C unless otherwise specified)

Characteristic	Symbol	Test condition	Min.	Тур.	Max.	Unit
Drain-source breakdown voltage	BV <sub>DSS</sub>	$V_{GS}$ =0V, $I_D$ =50 $\mu$ A	800	_	_	V
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =Max., Rating, V <sub>GS</sub> =0V	_	_	50	μΑ
		V <sub>DS</sub> =0.8Max., Rating, V <sub>GS</sub> =0V, T <sub>C</sub> =125°C	_	_	200	μΑ
Static drain-source on resistance (note)	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =4.0A	_	1.6	2.0	Ω
Forward transconductance (note)	gfs	V <sub>DS</sub> =15V, I <sub>D</sub> =4.0A	1.5	2.5	_	mho
Input capacitance	Ciss	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V,	_	1600	_	pF
Output capacitance	Coss	f=1MHz	_	140	_	
Reverse transfer capacitance	Crss		_	42	_	
Turn on delay time	td(on)	V <sub>DD</sub> =0.5BV <sub>DSS</sub> , I <sub>D</sub> =6.0A	_	60	_	nS
Rise time	tr	(MOSFET switching time are essentially	_	150	_	
Turn off delay time	td(off)	independent of	_	300	_	
Fall time	tf	operating temperature)	_	130	_	
Total gate charge (gate-source+gate-drain)	Qg	V <sub>GS</sub> =10V, I <sub>D</sub> =6.0A, V <sub>DS</sub> =0.5BV <sub>DSS</sub> (MOSFET	-	70	_	nC
Gate-source charge	Qgs	switching time are essentially independent of	_	16	_	
Gate-drain (Miller) charge	Qgd	operating temperature)	_	27	_	

**NOTE:** Pulse test: Pulse width  $\leq 300 \mu S$ , duty cycle  $\leq 2\%$ 



KA2S0680 SPS

# **ELECTRICAL CHARACTERISTICS (Control part)**

(Ta=25°C unless otherwise specified)

Characteristic	Symbol	Test condition	Min.	Тур.	Max.	Unit
REFERENCE SECTION						
Output voltage (1)	Vref	Ta=25°C	4.80	5.00	5.20	V
Temperature Stability (1)(2)	Vref/∆T	–25°C≤Ta≤+85°C	-	0.3	0.6	mV/°C
OSCILLATOR SECTION	1		<b>.</b>		ľ	·
Initial accuracy	Fosc	Ta=25°C	18	20	22	kHz
Frequency change with temperature (2)	ΔF/ΔΤ	–25°C≤Ta≤+85°C	_	±5	±10	%
Sync threshold voltage (3)	V <sub>SYTH</sub>	Vfb=5V	6.0	6.4	6.8	V
PWM SECTION			•	•	•	•
Maximum duty cycle	Dmax	_	92	95	98	%
FEEDBACK SECTION						
Feedback source current	I <sub>FB</sub>	Ta=25°C, Vfb=GND	0.7	0.9	1.1	mA
Shutdown delay current	Idelay	Ta=25°C, 5V≤Vfb≤V <sub>SD</sub>	1.4	1.8	2.2	μΑ
OVER CURRENT PROTECTION SECT	TION	•	•	•	•	•
Over current protection	I <sub>L</sub> (max)	Max. inductor current	3.52	4.00	4.48	Α
UVLO SECTION						
Start threshold voltage	Vth(H)	_	14	15	16	V
Minimum operating voltage	Vth(L)	After turn on	9	10	11	V
TOTAL STANDBY CURRENT SECTIO	N					
Start current	I <sub>ST</sub>	V <sub>CC</sub> =14V	0.1	0.3	0.55	mA
Operating supply current (control part only)	I <sub>OPR</sub>	Ta=25°C	6	12	18	mA
V <sub>CC</sub> zener voltage	VZ	I <sub>CC</sub> =20mA	30	32.5	35	V
SHUTDOWN SECTION	1		<b>.</b>		ľ	
Shutdown Feedback voltage	$V_{SD}$	-	6.9	7.5	8.1	V
Thermal shutdown temperature (Tj) (1)	T <sub>SD</sub>	-	140	160	-	°C
Over voltage protection voltage	V <sub>OVP</sub>	-	23	25	28	V
SOFT START SECTION	•	•	•		ı	
Soft start current	I <sub>SS</sub>	Sync & S/S=GND	0.8	1.0	1.2	mA
Soft start voltage	V <sub>SS</sub>	V <sub>FB</sub> =2V	4.7	5.0	5.3	V


# NOTES:

- 1. These parameters, although guaranteed, are not 100% tested in production
- 2. These parameters, although guaranteed, are tested in EDS (wafer test) process
- 3. The amplitude of the sync. pulse is recommended to be between 2V and 3V for stable sync. function.




# TYPICAL PERFORMANCE CHARACTERISTICS

(These characteristic graphs are normalized at Ta=25°C)



**Figure 1. Operating Frequency** 



**Figure 2. Feedback Source Current** 




Figure 3. Operating Current




Figure 4. Max. Inductor Current




Figure 5. Start up Current




Figure 6. Start Threshold Voltage



KA2S0680 SPS

# TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(These characteristic graphs are normalized at Ta=25°C)




Figure 7. Stop Threshold Voltage




Figure 8. Maximum Duty Cycle




Figure 9. V<sub>CC</sub> Zener Voltage




Figure 10. Shutdown Feedback Voltage




Figure 11. Shutdown Delay Current




Figure 12. Over Voltage Protection



# **TYPICAL PERFORMANCE CHARACTERISTICS (Continued)**

(These characteristic grahps are normalized at Ta=25°C)




Figure 13. Soft Start Voltage




Figure 14. Drain Source Turn-on Resistance

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLT<sup>TM</sup> POP<sup>TM</sup>

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT<sup>TM</sup> QS<sup>TM</sup>

 $\begin{array}{lll} \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FAST}^{\circledast} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--3} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--6} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{Super} \mathsf{SOT^{\mathsf{TM}}}\text{--8} \\ \mathsf{Hi} \mathsf{SeC^{\mathsf{TM}}} & \mathsf{TinyLogic^{\mathsf{TM}}} \\ \end{array}$ 

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.