

The Sight & Sound of Information

LM5109

100V, 1A Half Bridge Gate Driver

The LM5109 is a low cost high voltage gate driver, designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 100V. The outputs are independently controlled with TTL compatible input thresholds. A robust level shifter technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. The device is available in the SOIC - 8 packages.

Features

- Drives high side and low side N-Channel MOSFET
- Independent TTL compatible inputs
- Bootstrap supply voltage to 118V DC
- Fast propagation times (25nsec typical)
- Drives 1000pF loads with tbd ns rise and fall times
- Excellent propagation delay matching (3nsec typical)
- Supply rail under-voltage lockout
- Low power consumption


Typical Applications

- Current Fed push-pull power converters
- Half Bridge & Full Bridge power converters
- · Solid state motor drives
- Two switch forward power converters

Package

• SOIC - 8


Simplified Block Diagram



National Semiconductor Engineering Data Sheet – Confidential Proprietary Revision4 -

Page 1

Connection Diagrams



Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM5109 M	SOIC 8	M08A	Shipped in anti static rails
LM5109 MX	SOIC 8	M08A	2500 shipped in Tape &Reel

Pin Descriptions

	This begoing the second								
	NAME	DESCRIPTION	APPLICATION INFORMATION						
1	VDD	Positive ground referenced	Locally decouple to Vss using low ESR/ESL						
		supply	capacitor, placed as close to IC as possible.						
2	HI	High side control input	The HI input is compatible with						
			TTL input thresholds. If unused, the HI input						
			should be tied to VDD or VSS and not left						
3	11	Low side control input	open.						
٥	LI	Low side control input	The LI input is compatible with TTL input thresholds. If unused, the LI input						
			should be tied to VDD or VSS and not left						
			open.						
4	VSS	Ground reference	All signals are referenced to this ground.						
5	LO	Low side gate driver output	Connect to low side N-MOS gate.						
			-						
6	HS	High side source connection	Connect to bootstrap capacitor negative.						
			Connect to the source of the high side NMOS						
			device.						
7	НО	High side gate driver output	Connect to high side NMOS gate.						
8	HB	High side gate driver positive	Connect positive side of bootstrap capacitor to						
		supply rail.	this pin. Connect negative side of bootstrap						
			capacitor to HS. Bootstrap capacitor should be						
			placed as close to IC as possible.						

Absolute Maximum Ratings (note 1)

If Military /Aerospace specified devices are required,Junction Temperature-40 to +150°Cplease contact the National Semiconductor Sales Office /Storage Temperature Range-55 to +150°CDistributors for availability and specifications.ESD Rating HBM (note2)1KV

 $\begin{array}{cc} V_{DD} \text{ to } V_{SS} & 0.3 \text{ to } 18V \\ V_{HB} \text{ to } V_{HS} & -0.3 \text{ to } 18V \end{array}$

Voltage on HO $V_{HS} - 0.3$ to $V_{HB} + 0.3$

 V_{HS} to V_{SS} -1 to 100V V_{HB} to V_{SS} 118V

Recommended Operating Conditions

V_{DD} **+7.5V** to +14V HS -1V to 100V

HB V_{HS} + 8V to V_{HS} + 14V

HS Slew Rate <50V/ns Junction Temperature -40 to +125°C

ELECTRICAL CHARACTERISTICS:

Specifications in standard typeface are for $T_J = +25^{\circ}\text{C}$, and those in **boldface** apply over the full **operating temperature range** $T_J = -40$ to 125°C , Unless otherwise specified $V_{DD} = V_{HB} = 12\text{V}$, $V_{SS} = V_{HS} = 0\text{V}$, No Load on LO or HO. (note 4)

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENTS						
V _{DD} Quiescent Current	I _{DD}	LI = HI = OV	-	0.3	0.6	mA
V _{DD} Operating Current	I _{DDO}	f = 500kHz	-	1.5	3	mA
Total HB Quiescent Current	I _{HB}	LI = HI = OV	-	0.06	0.2	mA
Total HB Operating Current	I _{HBO}	f = 500kHz	-	1.0	3	mA
HB to V _{SS} Current, Quiescent	I _{HBS}	V _{HS} = V _{HB} = 100V	-	0.1	10	μA
HB to V _{SS} Current, Operating	I _{HBSO}	f = 500kHZ	-	0.5		mA
INPUT PINS			•	•		
Low Level Input Voltage Threshold	V _{IL}		0.8	1.8	-	V
High Level Input Voltage Threshold	V _{IH}		-	1.8	2.2	V
Input Pulldown Resistance	Rı		100	180	500	kΏ
THERMAL RESISTANCE	1	,		ı		
L (for to A - L for t / t - 5)	0	SOIC-8		200		0000
Junction to Ambient (note5)	θJA	LLP-8 (note3)		40		°C/W

ELECTRICAL CHARACTERISTICS:

Specifications in standard typeface are for $T_J = +25^{\circ}C$, and those in **boldface** apply over the full **operating temperature range** $T_J = -40$ to $125^{\circ}C$. (note 4) Unless otherwise specified $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO.(continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UNDER VOLTAGE PROTECTION						
V _{DD} Rising Threshold	V_{DDR}		6.0	6.9	7.4	V
V _{DD} threshold Hysteresis	V_{DDH}		-	0.5	-	V
HB Rising Threshold	V_{HBR}		5.7	6.6	7.1	V
HB Threshold Hysteresis	V _{HBH}		-	0.4	-	V
LO GATE DRIVER	·	•			•	
Low-Level Output Voltage	V _{OLL}	I _{LO} = 100mA	-	0.28	0.6	V
High-Level Output Voltage	V _{OHL}	I_{LO} = -100mA, V_{OHL} = V_{DD} - V_{LO}	-	0.45	0.9	V
Peak Pullup Current	I _{OHL}	V _{LO} =0V	-	1	-	А
Peak Pulldown Current	I _{OLL}	V _{LO} = 12V	-	1	-	Α
HO GATE DRIVER						
Low Level Output Voltage	V _{OLH}	I _{HO} = 100mA	-	0.28	0.6	V
High Level Output Voltage	V _{OHH}	I_{HO} = -100mA, V_{OHH} = V_{HB} – V_{HO}	-	0.45	0.9	V
Peak Pullup Current	I _{OHH}	$V_{HO} = 0V$	-	1	-	Α
Peak Pulldown Current	I _{OLH}	V _{HO} = 12V	-	1	-	Α

SWITCHING CHARACTERISTICS:

Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	t _{LPHL}			27	56	ns
Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	t _{HPHL}		-	27	56	ns
Lower Turn-On Propagation Delay (LI Rising to LO Rising)	t _{LPLH}		-	29	56	ns
Upper Turn-On Propagation Delay (HI Rising to HO Rising)	t _{HPLH}		-	29	56	ns
Delay Matching: Lower Turn-On and Upper Turn-Off	t _{MON}		-	2	10	ns
Delay Matching: Lower Turn-Off and Upper Turn-On	t _{MOFF}		-	2	10	ns
Either Output Rise/Fall Time	t_{RC}, t_{FC}	C _L =1000pF	ı	20	ı	ns
Minimum Input Pulse Width that Changes the Output	t _{PW}			-	50	ns

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur.

 Operating ratings are conditions under which operation of the device is garanteed.

 Operating limits do not imply guaranteed performance limits.

 For guaranteed performance limits and associated test conditions, see the Electrical Characteristic tables.
- Note 2: The human body model is a 100pF capacitor through a $1.5k\Omega$ resistor into each pin. Pin 6 , Pin7 and Pin 8 are rated at 500V.
- **Note 3:** Four layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. Five times body length of Cu trace on PCB top. 50mm x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.
- **Note 4:** Minimum and Maximum limits are 100% production tested at 25°C. Limits over operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL)
- **Note 5:** The θJA is not a given constant for the package and depends on the printed circuit board design and the operating conditions.