N-channel TrenchMOS™ extremely low level FET

Rev. 01. — 19 October 2004

ow level FETO Preliminary data Sheet

1. Product profile

1.1 General description

N-channel enhancement mode field effect transistor in a plastic package using TrenchMOS™ technology.

1.2 Features

- Low threshold voltage
- Fast switching

- Common drain
- Also available as bare die.

1.3 Applications

Portable appliances

Battery management.

1.4 Quick reference data

- $V_{DS} \le 20 \text{ V}$
- \blacksquare R_{DSon} \leq 26 m Ω

- $I_D \le 7 A$
- $Q_{qd} = 2.8 \text{ nC (typ)}.$

2. Pinning information

Table 1: Discrete pinning

Pin	Description	Simplified outline	Symbol
1,8	drain		
2,3	source 1 (s1)	8 7 7 7 75	d d
4	gate 1 (g1)		
5	gate 2 (g2)		(」岳★」岳★)
6,7	source 2 (s2)	1	g ₁ s ₁ g ₂ s ₂ _{mbl600}
		SOT530-1 (TSSOP8)	





Ordering information

Table 2: **Ordering information**


Philips Semic	onductors	CACOPINE	MWD22XN
		N-channel TrenchMOS™ extre	emely low level FET
3. Ordering	g information		UNCON UNCON
Type number	Package	-	Pol.
	Name	Description	Version
PMWD22XN	TSSOP8	Plastic thin shrink small outline package; 8 leads	SOT530-1

Limiting values

Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

V_{DGR}	drain-source voltage (DC) drain-gate voltage (DC)	25 °C ≤ T_j ≤ 150 °C 25 °C ≤ T_i ≤ 150 °C; R_{GS} = 20 kΩ	-	20	V
	drain-gate voltage (DC)	25 °C < T; < 150 °C: Roo = 20 kO			
V _{GS}		20 0 3 1 3 100 0, NGS - 20 N22	-	20	V
	gate-source voltage (DC)		-	±12	V
I _D	drain current (DC)	T_{sp} = 25 °C; V_{GS} = 4.5 V; <u>Figure 2</u> and <u>3</u>	-	7	Α
		T _{sp} = 100 °C; V _{GS} = 4.5 V; <u>Figure 2</u>	-	4.4	Α
I _{DM}	peak drain current	T_{sp} = 25 °C; pulsed; $t_p \le 10 \mu s$; Figure 3	-	28.3	Α
P _{tot}	total power dissipation	T _{sp} = 25 °C; <u>Figure 1</u>	-	2	W
T _{stg}	storage temperature		-55	+150	°C
T _j j	junction temperature		-55	+150	°C
Source-dr	rain diode				
I _S	source (diode forward) current (DC)	T _{sp} = 25 °C	-	1.6	Α
I _{SM}	peak source (diode forward) current	T_{sp} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	6.6	Α




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



 T_{sp} = 25 °C; I_{DM} is single pulse; V_{GS} = 4.5 V

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

Thermal characteristics

Table 4: **Thermal characteristics**

Philips	s Semiconductors		CACORN	/PVV	D 2 2	CAL CACOAN
5. TI	nermal characteristics Thermal characteristics	N-channel TrenchM0	OS™ extre	emely	ow lev	PELED CONTROL
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-sp)}	thermal resistance from junction to solder point	Figure 4	-	-	60	K/W
R _{th(j-sp)}			-		60	K/W S

5.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration.



Characteristics

Characteristics

		4		SAA!		CNCO.
Philips	Semiconductors		1	VIV	UZ	ZXN
		N-channel TrenchMOS Conditions	S™ extr	emely	low le	velFE
6. Cł	naracteristics				()	- 0
Table 5: T _j = 25 °C	Characteristics Cunless otherwise specified.				70	ONTRO
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V _{(BR)DSS}	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V$				
		T _j = 25 °C	20	-	-	V
		T _j = −55 °C	18	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; Figure 9 and 10				
		T _j = 25 °C	0.5	1	1.5	V
		T _j = 150 °C	0.35	-	-	V
		T _j = −55 °C	-	-	1.8	V
I _{DSS}	drain-source leakage current	V _{DS} = 20 V; V _{GS} = 0 V				
		T _j = 25 °C	-	-	1	μΑ
		T _j = 150 °C	-	-	100	μΑ
R _G	gate resistance	f = 1 MHz	-	1.3	-	Ω
I _{GSS}	gate-source leakage current	$V_{GS} = \pm 12 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 4 \text{ A}; \frac{\text{Figure 6}}{\text{1}} \text{ and } \frac{8}{\text{1}}$				
		T _j = 25 °C	-	21	26	mΩ
		T _j = 150 °C	-	35.7	42	mΩ
		$V_{GS} = 2.5 \text{ V}; I_D = 3 \text{ A}; \frac{\text{Figure 6}}{\text{1}} \text{ and } \frac{8}{\text{1}}$	-	27	35	mΩ
		V _{GS} = 10 V; I _D = 4.2 A; Figure 8	-	19	24	mΩ
R _{S1S2on}	source 1-source 2 on-state resistance	V _{GS} = 4.5 V; I _D = 4 A	-	36	-	mΩ
	characteristics					
Q _{g(tot)}	total gate charge	I _D = 4 A; V _{DS} = 10 V; V _{GS} = 4.5 V;	-	8.4	-	nC
Q _{gs}	gate-source charge	Figure 11	-	1.35	-	nC
Q _{gd}	gate-drain (Miller) charge		-	2.7	-	nC
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 16 V; f = 1 MHz;	-	535	-	pF
C _{oss}	output capacitance	Figure 13	-	185	-	pF
C _{rss}	reverse transfer capacitance	<u> </u>	-	110	-	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 10 \text{ V}; R_L = 10 \Omega;$	-	11	-	ns
t _r	rise time	$V_{GS} = 4.5 \text{ V}; R_G = 6 \Omega$	-	19	-	ns
t _{d(off)}	turn-off delay time	_	-	30	-	ns
t _f	fall time		-	23	-	ns
	Irain diode					
	source-drain (diode forward) voltage	I _S = 2 A; V _{GS} = 0 V; Figure 12	-	0.75	1.2	V

 $T_i = 25 \, ^{\circ}C$






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




T_i = 25 °C

Fig 6. Drain-source on-state resistance as a function of drain current; typical values.




 T_j = 25 °C and 150 °C; $V_{DS} > I_D x R_{DSon}$






$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.



 $T_i = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$


Fig 10. Sub-threshold drain current as a function of gate-source voltage.



 $I_D = 4.5 \text{ A}; V_{DS} = 10 \text{ V}$


Fig 11. Gate-source voltage as a function of gate charge; typical values.





 T_i = 25 °C and 150 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.




 $V_{GS} = 0 V$; f = 1 MHz

Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 4.4 mm



UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.85	0.25	0.30 0.19	0.20 0.13	3.1 2.9	4.5 4.3	0.65	6.5 6.3	0.94	0.7 0.5	0.1	0.1	0.1	0.70 0.35	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT530-1		MO-153			00-02-24 03-02-18

Fig 14. SOT530-1 (TSSOP8) package outline.





Revision history

Revision history Table 6:

Philips Semiconductor	rs				PMWD22XN
8. Revision histor			N-cl	nannel TrenchM	OS™ extremely low level FET
8. Revision history Table 6: Revision history	y				UNCONTA UNC
Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
PMWD22XN_1		Preliminary data sheet		9397 750 <xxxxx></xxxxx>	COPY



Data sheet status

Phil	ips Semicond	luctors	PMWD22XN
			N-channel TrenchMOS™ extremely low level FET
9.	Data sheet	status	UNC UNC
Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- Please consult the most recently issued data sheet before initiating or completing a design.
- The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at
- For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

10. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

12. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

13. Contact information

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com



14. Contents

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 19 October 2004 Document number: 9397 750 XXXXX

