

# HIGH-VOLTAGE RESONANT CONTROLLER

**TARGET SPEC** 


#### **MAIN FEATURES**

- 50% DUTY CYCLE, VARIABLE FREQUENCY CONTROL OF RESONANT HALF-BRIDGE
- HIGH-ACCURACY OSCILLATOR
- UP TO 500 kHz OPERATING FREQUENCY
- TWO-LEVEL OCP: FREQUENCY-SHIFT AND LATCHED SHUTDOWN
- INTERFACE WITH PFC CONTROLLER
- LATCHED DISABLE INPUT
- BURST-MODE OPERATION AT LIGHT LOAD
- INPUT FOR POWER-ON/OFF SEQUENCING OR BROWNOUT PROTECTION
- NON-LINEAR SOFT-START FOR MONOTO-NIC OUTPUT VOLTAGE RISE
- 600V-RAIL COMPATIBLE HIGH-SIDE GATE DRIVER WITH INTEGRATED BOOTSTRAP DIODE AND HIGH dV/dt IMMUNITY
- -300/800 mA HIGH-SIDE AND LOW-SIDE GATE DRIVERS WITH UVLO PULL-DOWN
- DIP16, SO16N PACKAGE

### **APPLICATIONS**

- LCD & PDP TV
- DESKTOP PC, ENTRY-LEVEL SERVER
- TELECOM SMPS
- AC-DC ADAPTER, OPEN FRAME SMPS


### **BLOCK DIAGRAM**



BCD OFFLINE TECHNOLOGY

### **DESCRIPTION**

The L6599 is a double-ended controller specific for the series-resonant half-bridge topology. It provides 50% complementary duty cycle: the high-side switch and the low-side switch are driven ON 180° out-of-phase for exactly the same time. Output voltage regulation is obtained by modulating the operating frequency. A fixed dead-time inserted between the turn-off of one switch



June 2005

and the turn-on of the other one guarantees softswitching and enables high-frequency operation.

To drive the high-side switch with the bootstrap approach, the IC incorporates a high-voltage floating structure able to withstand more than 600V with a synchronous-driven high-voltage DMOS that replaces the external fast-recovery bootstrap diode.

The IC enables the designer to set the operating frequency range of the converter by means of an externally programmable oscillator.

At start-up, to prevent uncontrolled inrush current, the switching frequency starts from a programmable maximum value and progressively decays until it reaches the steady-state value determined by the control loop. This frequency shift is non linear to minimize output voltage overshoots; its duration is programmable as well.

At light load the IC enters a controlled burst-mode operation that keeps the converter input consumption to a minimum.

IC's functions include a not-latched active-low disable input with current hysteresis useful for power sequencing or for brownout protection, a current sense input for OCP with frequency shift and delayed shutdown with automatic restart. A higher level OCP latches off the IC if the first-level protection is not sufficient to control the primary current. Their combination offers complete protection against overload and short circuits. An additional latched disable input (DIS) allows easy implementation of OTP and/or OVP.


An interface with the PFC controller is provided that enables to switch off the pre-regulator during fault conditions, such as OCP shutdown and DIS high, or during burst-mode operation.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Pin	Parameter	Value	Unit	
V <sub>BOOT</sub>	16	Floating supply voltage	-1 to 618	V	
V <sub>OUT</sub>	14	Floating ground voltage	-3 to V <sub>BOOT</sub> -18	V	
dV <sub>OUT</sub> /dt	14	Floating ground max. slew rate	50	V/ns	
Vcc	12	IC Supply voltage (lcc ≤ 25 mA)	Self-limited	V	
V <sub>PFC_STOP</sub>	9	Maximum voltage (pin open)	-0.3 to Vcc	V	
I <sub>PFC_STOP</sub>	9	Maximum sink current (pin low)	Self-limited	Α	
V <sub>LINEmax</sub>	7	Maximum pin voltage (Ipin ≤ 1mA)	Self-limited	V	
I <sub>RFmin</sub>	4	Maximum source current	2	mA	
	1 to 6, 8	Analog Inputs & Outputs	-0.3 to 5	V	
f <sub>oscmax</sub>		Maximum operating frequency	500	kHz	
Ptot		Power Dissipation @Tamb = 70°C (DIP16)	1	W	
Plot		Power Dissipation @Tamb = 50°C (SO16)	0.83	۷V	
Tj		Junction Temperature Operating range	-40 to 150	°C	
Tstg		Storage Temperature	-55 to 150	°C	

Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 900V (Human Body Model)

### PIN CONNECTION (Top view)



### THERMAL DATA

Symbol	Parameter	Value	Unit	
Rth j-amb	Max. Thermal Resistance, Junction-to-ambient (DIP16)	80	°C/W	
Kui j-ailib	Max. Thermal Resistance, Junction-to-ambient (SO16)	120	C/VV	

# **PIN FUNCTIONS**


	None	Function
N.	Name	Function  Soft start. This pin connects on external connector to CND and a resister to DEmin (pin 4).
1	Css	Soft start. This pin connects an external capacitor to GND and a resistor to RFmin (pin 4) that set both the maximum oscillator frequency and the time constant for the frequency shift that occurs as the chip starts up (soft-start). An internal switch discharges this capacitor every time the chip turns off (Vcc <uvlo, line<1.25="" or="" v="">6 V, DIS&gt;2 V, ISEN&gt;1.5 V, DELAY&gt;2 V) to make sure it will be soft-started next, and when the voltage on the current sense pin (ISEN) exceeds 0.8 V, as long as it stays above 0.75V.</uvlo,>
2	DELAY	Delayed shutdown upon overcurrent. A capacitor and a resistor are connected from this pin to GND to set the maximum duration of an overcurrent condition before the IC stops switching and the delay after which the IC restarts switching. Every time the voltage on the ISEN pin exceeds 0.8V the capacitor is charged by an internal 150 $\mu A$ current generator and is slowly discharged by the external resistor. If the voltage on the pin reaches 2 V, the soft start capacitor is completely discharged so that the switching frequency is pushed to its maximum value and the 150 $\mu A$ is kept always on. As the voltage on the pin exceeds 3.5V the IC stops switching and the internal generator is turned off, so that the voltage on the pin will decay because of the external resistor. The IC will be soft-restarted as the voltage drops below 0.3V. In this way, under short circuit conditions, the converter will work intermittently with very low input average power.
3	CF	Timing capacitor. A capacitor connected from this pin to GND is charged and discharged by internal current generators programmed by the external network connected to pin 4 (RFmin) and determines the switching frequency of the converter.
4	RFmin	Minimum oscillator frequency setting. This pin provides a precise 2V reference and a resistor connected from this pin to GND defines a current that is used to set the minimum oscillator frequency. To close the feedback loop that regulates the converter output voltage by modulating the oscillator frequency, the phototransistor of an optocoupler will be connected to this pin through a resistor. The value of this resistor will set the maximum operating frequency. An R-C series connected from this pin to GND sets frequency shift at start-up to prevent excessive energy inrush (soft-start).
5	STBY	Burst-mode operation threshold. The pin senses some voltage related to the feedback control, which is compared to an internal reference (1.25V). If the voltage on the pin is lower than the reference, the IC enters an idle state and its quiescent current is reduced. The chip restarts switching as the voltage exceeds the reference by 50 mV. Soft-start is not invoked. This function realizes burst-mode operation when the load falls below a level that can be programmed by properly choosing the resistor connecting the optocoupler to pin RFmin (see block diagram). Tie the pin to RFmin if burst-mode is not used.
6	ISEN	Current sense input. The pin senses the primary current though a sense resistor or a capacitive divider for lossless sensing. This input is not intended for a cycle-by-cycle control; hence the voltage signal must be filtered to get average current information. As the voltage exceeds a 0.8 V threshold (with 50 mV hysteresis), the soft-start capacitor connected to pin 1 is internally discharged: the frequency increases hence limiting the power throughput. Under output short circuit, this normally results in a nearly constant peak primary current. This condition is allowed for a maximum time set at pin 2. If the current keeps on building up despite this frequency increase, a second comparator referenced at 1.5 V latches the device off and brings its consumption almost to a "before start-up" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the Vcc pin goes below the UVLO threshold. Tie the pin to GND if the function is not used.
7	LINE	Line sensing input. The pin is to be connected to the high-voltage input bus with a resistor divider to perform either AC or DC (in systems with PFC) brownout protection. A voltage below 1.25V shuts down (not latched) the IC, lowers its consumption and discharges the soft-start capacitor. IC's operation is re-enabled (soft-started) as the voltage exceeds 1.25V. The comparator is provided with current hysteresis: an internal 15 µA current generator is ON as long as the voltage applied at the pin is below 1.25V and is OFF if this value is exceeded. Bypass the pin with a capacitor to GND to reduce noise pick-up. The voltage on the pin is top-limited by an internal zener. Activating the zener causes the IC to shut down (not latched). Bias the pin between 1.25 and 6 V if the function is not used.
8	DIS	Latched device shutdown. Internally the pin connects a comparator that, when the voltage on the pin exceeds 2V, shuts the IC down and brings its consumption almost to a "before start-up" level. The information is latched and it is necessary to recycle the supply voltage of the IC to enable it to restart: the latch is removed as the voltage on the Vcc pin goes below the UVLO threshold. Tie the pin to GND if the function is not used.



# PIN FUNCTIONS (cont'd)

9	PFC_STOP	Open-drain ON/OFF control of PFC controller. This pin, normally open, is intended for stopping the PFC controller, for protection purpose or during burst-mode operation. It goes low when the IC is shut down by DIS>2 V, ISEN>1.5 V, LINE>6 V and STBY<1.25V. The pin is pulled low also when the voltage on pin DELAY exceeds 2V and goes back open as the voltage falls below 0.3V. During UVLO, it is open. Leave the pin unconnected if not used.
10	GND	Chip ground. Current return for both the low-side gate-drive current and the bias current of the IC. All of the ground connections of the bias components should be tied to a track going to this pin and kept separate from any pulsed current return.
11	LVG	Low-side gate-drive output. The driver is capable of 0.3 A min. source and 0.8 A min. sink peak current to drive the lower MOSFET of the half-bridge leg. The pin is actively pulled to GND during UVLO.
12	Vcc	Supply Voltage of both the signal part of the IC and the low-side gate driver. Sometimes a small bypass capacitor (0.1 $\mu$ F typ.) to GND might be useful to get a clean bias voltage for the signal part of the IC.
13	N.C.	High-voltage spacer. The pin is not internally connected to isolate the high-voltage pin and ease compliance with safety regulations (creepage distance) on the PCB.
14	OUT	High-side gate-drive floating ground. Current return for the high-side gate-drive current. Layout carefully the connection of this pin to avoid too large spikes below ground.
15	HVG	High-side floating gate-drive output. The driver is capable of 0.3A min. source and 0.8A min. sink peak current to drive the upper MOSFET of the half-bridge leg. A resistor internally connected to pin 14 (OUT) ensures that the pin is not floating during UVLO.
16	VBOOT	High-side gate-drive floating supply Voltage. The bootstrap capacitor connected between this pin and pin 14 (OUT) is fed by an internal synchronous bootstrap diode driven inphase with the low-side gate-drive. This patented structure replaces the normally used external diode.

## **TYPICAL SYSTEM BLOCK DIAGRAM**



# L6599

**ELECTRICAL CHARACTERISTICS** (Tj=0 to 105°C, Vcc=15V,  $V_{BOOT}$ =15V,  $C_{HVG}$ = $C_{LVG}$ =1 nF;  $C_F$ =470 pF;  $R_{RFmin}$ =12 k $\Omega$ ; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
IC SUPPL	Y VOLTAGE					
Vcc	Operating range	After device turn-on	8.7		16	V
Vcc <sub>On</sub>	Turn-on threshold	Voltage rising	10	10.7	11.4	V
Vcc <sub>Off</sub>	Turn-off threshold	Voltage falling	7.45	8.15	8.85	V
Hys	Hysteresis			2.55		V
V <sub>Z</sub>	Vcc clamp voltage	Iclamp = 15 mA	16	17	17.5	V
	CURRENT	•				
		Before device turn-on				
start-up	Start-up Current	$Vcc = Vcc_{On}$ - 0.2 V		200	250	μA
Iq	Quiescent Current	Device on, V <sub>STBY</sub> = 1 V		1.5	2	mA
I <sub>op</sub>	Operating current	Device on, V <sub>STBY</sub> = V <sub>RFmin</sub>		4		mA
I <sub>q</sub>	Residual consumption	$V_{DIS} > 2V \text{ or } V_{DELAY} > 3.5V \text{ or } V_{LINE} < 1.25 \text{ V or } V_{LINE} = V_{clamp}$		300	400	μΑ
HIGH-SID	L DE FLOATING GATE-DRIVE S					
	V <sub>BOOT</sub> pin leakage current	V <sub>BOOT</sub> = 580V			5	μA
I <sub>LKBOOT</sub>	OUT pin leakage current				5	
I <sub>LKOUT</sub>		V <sub>OUT</sub> = 562V			3	μA
R <sub>DS(on)</sub>	Synchronous bootstrap diode on-resistance	V <sub>LVG</sub> = HIGH		150		Ω
OVERCU	RRENT COMPARATOR			1		
I <sub>ISEN</sub>	Input Bias Current	$V_{ISEN} = 0$ to $V_{ISENdis}$			-1	μA
$t_{LEB}$	Leading Edge Blanking	After V <sub>HVG</sub> and V <sub>LVG</sub> low-to-high transition		250		ns
$V_{ISENx}$	Frequency shift threshold	Voltage rising (1)	0.76	8.0	0.84	V
	Hysteresis	Voltage falling		50		mV
V <sub>ISENdis</sub>	Latch off threshold	Voltage rising (1)	1.44	1.5	1.56	V
td <sub>(H-L)</sub>	Delay to Output				300	ns
LINE SEN	ISING					
Vth	Threshold voltage	Voltage rising or falling (1)	1.2	1.25	1.3	V
I <sub>Hys</sub>	Current Hysteresis	Vcc> 5V, V <sub>LINE</sub> = 0.3V	12	15	18	μA
$V_{clamp}$	Clamp level	I <sub>LINE</sub> = 1mA	6		8	V
DIS FUNC	CTION			I.		
I <sub>DIS</sub>	Input Bias Current	V <sub>DIS</sub> = 0 to Vth			-1	μA
Vth	Disable threshold	Voltage rising (1) (2)	1.92	2	2.08	V
OSCILLA	<b>.</b>	, , ,	I	ı	l	
D	Output duty cycle	Both HVG and LVG	48	50	52	%
			58.2	60	61.8	
$f_{osc}$	Oscillation frequency	R <sub>RFmin</sub> = 3.48 kΩ	240	250	260	kHz
T <sub>D</sub>	Dead-time	Between HVG and LVG	0.2	0.27	0.35	μs
V <sub>CFp</sub>	Peak value	20th 30th 11v 3 dild Ev 3	5.2	3.9	3.00	V
V <sub>CFp</sub>	Valley value			0.8		V
	Voltage reference at pin 4	(1)	1.92	2	2.08	V
V <sub>REF</sub>	Current mirroring ratio		1.92		2.00	
K <sub>M</sub>	•			1		A/A
	P FUNCTION	\\\ =\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	l			
I <sub>leak</sub>	High level leakage current	$V_{PFC\_STOP} = Vcc, V_{DIS} = 0 V$			1	μA
$V_L$	Low saturation level	$I_{PFC\_STOP} = 1 \text{mA}, V_{DIS} = 1.5 \text{ V}$			0.1	V

# L6599

# ELECTRICAL CHARACTERISTICS (cont'd)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
SOFT-START FUNCTION							
I <sub>leak</sub>	Open-state current	V(Css)= 2V			0.5	μA	
R	Discharge resistance	V <sub>ISEN</sub> >V <sub>ISENx</sub>		100		Ω	
STANDBY	FUNCTION						
I <sub>DIS</sub>	Input Bias Current	$V_{DIS} = 0$ to Vth			-1	μΑ	
Vth	Disable threshold	Voltage falling (1)	1.2	1.25	1.3	V	
Hys	Hysteresis	Voltage rising		50		mV	
DELAYED	SHUTDOWN FUNCTION						
I <sub>leak</sub>	Open-state current	V(DELAY) = 0			0.5	μΑ	
I <sub>CHARGE</sub>	Charge current	$V_{DELAY} = 1V, V_{ISEN} = 0.85V$ Voltage rising <sup>(1)</sup>	100	150	200	μΑ	
Vth₁	Threshold for forced operation at max. frequency	Voltage rising <sup>(1)</sup>	1.92	2	2.08	V	
Vth <sub>2</sub>	Shutdown threshold	Voltage rising (1)	3.3	3.5	3.7	V	
Vth <sub>3</sub>	Restart threshold	Voltage falling (1)	0.25	0.3	0.35	V	
LOW-SIDE	GATE DRIVER (voltages refe	erred to GND)					
$V_{LVGL}$	Output Low Voltage	I <sub>sink</sub> = 200 mA			1.5	V	
$V_{LVGH}$	Output High voltage	I <sub>source</sub> = 5 mA	12.8	13.3		V	
I <sub>sourcepk</sub>	Peak source current		-0.3			Α	
I <sub>sinkpk</sub>	Peak sink current		0.8			Α	
t <sub>f</sub>	Fall Time			30		ns	
t <sub>r</sub>	Rise Time			60		ns	
	UVLO saturation	Vcc= 0 to Vcc <sub>On</sub> , I <sub>sink</sub> = 2mA			1.1	V	
HIGH-SIDE	HIGH-SIDE GATE DRIVER (voltages referred to OUT)						
$V_{LVGL}$	Output Low Voltage	I <sub>sink</sub> = 200 mA			1.5	V	
$V_{LVGH}$	Output High voltage	I <sub>source</sub> = 5 mA	12.8	13.3		V	
I <sub>sourcepk</sub>	Peak source current		-0.3			Α	
I <sub>sinkpk</sub>	Peak sink current		0.8			Α	
t <sub>f</sub>	Fall Time			30		ns	
t <sub>r</sub>	Rise Time			60		ns	
	HVG-OUT pull-down			25		kΩ	

<sup>(1)</sup> Values tracking each other

<sup>(2)</sup> This value will be reduced at 1.82V typ. in the final silicon release

#### APPLICATION INFORMATION

The L6599 is an advanced double-ended controller specific for resonant half-bridge topology. In these converters the switches (MOSFETs) of the half-bridge leg are alternately switched on and off (180 $^{\circ}$  out-of-phase) for exactly the same time. This is commonly referred to as operation at "50 $^{\circ}$  duty cycle", although the real duty cycle, that is the ratio of the on-time of either switch to the switching period, is actually less than 50 $^{\circ}$ . The reason is that there is an internally fixed dead-time T<sub>D</sub> inserted between the turn-off of either MOSFET and the turn-on of the other one, where both MOSFETs are off. This dead-time is essential in order for the converter to work correctly: it will ensure soft-switching and enable high-frequency operation with high efficiency and low EMI emissions.

To perform converter's output voltage regulation the device is able to operate in different modes (figure 1), depending on the load conditions:

- 1. Variable frequency at heavy and medium/light load. A relaxation oscillator (see "Oscillator" section for more details) generates a symmetrical triangular waveform, which MOSFETs' switching is locked to. The frequency of this waveform is related to a current that will be modulated by the feedback circuitry. As a result, the tank circuit driven by the half-bridge will be stimulated at a frequency dictated by the feedback loop to keep the output voltage regulated, thus exploiting its frequency-dependent transfer characteristics.
- 2. Burst-mode control with no or very light load. When the load falls below a value, the converter will enter a controlled intermittent operation, where a series of a few switching cycles at a nearly fixed frequency are spaced out by long idle periods where both MOSFETs are in OFF-state. A further load decrease will be translated into longer idle periods and then in a reduction of the average switching frequency. When the converter is completely unloaded, the average switching frequency can go down even to few hundred hertz, thus minimizing magnetizing current losses as well as all frequency-related losses and making it easier to comply with energy saving recommendations.




Figure 1. Multi-mode operation of the L6599

#### Oscillator

The oscillator is programmed externally by means of a capacitor (CF), connected from pin CF (#3) to ground, that will be alternately charged and discharged by the current defined with the network connected to pin RFmin (#4). The pin provides an accurate 2V reference with about 2 mA source capability and the higher the current sourced by the pin is, the higher the oscillator frequency will be. The block diagram of figure 2 shows a simplified internal circuit that explains the operation.


The network that loads the RFmin pin generally comprises three branches:

- A resistor RF<sub>min</sub> connected between the pin and ground that determines the minimum operating frequency;
- a resistor RF<sub>max</sub> connected between the pin and the collector of the (emitter-grounded) phototransistor that transfers the feedback signal from the secondary side back to the primary side; while in operation, the phototransistor will modulate the current through this branch hence modulating the oscillator frequency to perform output voltage regulation; the value of RF<sub>max</sub> determines the maximum frequency the half-bridge will be operated at when the phototransistor is fully saturated;



3. an R-C series circuit (C<sub>SS</sub>+R<sub>SS</sub>) connected between the pin and ground that enables to set up a frequency shift at start-up (see "Soft-start" section). Note that the contribution of this branch is zero during steady-state operation.

Figure 2. Oscillator's internal block diagram.



The following approximate relationships hold for the minimum and the maximum oscillator frequency respectively:


$$f_{min} = \frac{1}{3 \cdot \text{CF} \cdot \text{RF}_{min}} \quad ; \quad f_{max} = \frac{1}{3 \cdot \text{CF} \cdot \left( \text{RF}_{min} \, \text{//} \, \text{RF}_{max} \right)}.$$

After fixing CF in the hundred pF or in the nF (consistently with the maximum source capability of the RFmin pin and trading this off against the total consumption of the device), the value of  $RF_{min}$  and  $RF_{max}$  will be selected so that the oscillator frequency is able to cover the entire range needed for regulation, from the minimum value  $f_{min}$  (at minimum input voltage and maximum load) to the maximum value  $f_{max}$  (at maximum input voltage and minimum load):

$$RF_{min} = \frac{1}{3 \cdot CF \cdot f_{min}} \quad ; \quad RF_{max} = \frac{RF_{min}}{\frac{f_{max}}{f_{min}} - 1}$$

A different selection criterion will be given for  $RF_{max}$  in case burst-mode operation at no-load will be used (see "Operation at no load or very light load" section).

Figure 3. Oscillator waveforms and their relationship with gate-driving signals



In figure 3 the timing relationship between the oscillator waveform and the gate-drive signal, as well as the swinging node of the half-bridge leg (HB) is shown. Note that the low-side gate-drive is turned on while the oscillator's triangle is ramping up and the high-side gate-drive is turned on while the triangle is

ramping down. In this way, at start-up, or as the IC resumes switching during burst-mode operation, the low-side MOSFET will be switched on first to charge the bootstrap capacitor. As a result, the bootstrap capacitor will always be charged and ready to supply the high-side floating driver.

### Operation at no load or very light load


When the resonant half-bridge is lightly loaded or unloaded at all, its switching frequency will be at its maximum value. To keep the output voltage under control in these conditions and to avoid losing soft-switching, there must be some significant residual current flowing through the transformer's magnetizing inductance. This current, however, produces some associated losses that prevent converter's no-load consumption from achieving very low values.

To overcome this issue, the L6599 enables the designer to make the converter operate intermittently (burst-mode operation), with a series of a few switching cycles spaced out by long idle periods where both MOSFETs are in OFF-state, so that the average switching frequency can be substantially reduced. As a result, the average value of the residual magnetizing current and the associated losses will be considerably cut down, thus facilitating the converter to comply with energy saving recommendations.

The L6599 can be operated in burst-mode by using the STBY pin (#5): if the voltage applied to this pin falls below 1.25V the IC will enter an idle state where both gate-drive outputs are low, the oscillator is stopped, the soft-start capacitor  $C_{SS}$  keeps its charge and only the 2V reference at RFmin pin stays alive to minimize IC's consumption and Vcc capacitor's discharge. The IC will resume normal operation as the voltage on the pin exceeds 1.25 V by 50 mV.

To implement burst-mode operation the voltage applied to the STBY pin needs to be related to the feedback loop. Figure 4a shows the simplest implementation, suitable with a narrow input voltage range (e.g. when there is a PFC front-end).

Figure 4. Burst-mode implementation: a) narrow input voltage range; b) wide input voltage range.



Essentially,  $RF_{max}$  will define the switching frequency  $f_{max}$  above which the L6599 will enter burst-mode operation. Once fixed  $f_{max}$ ,  $RF_{max}$  will be found from the relationship:

$$\mathsf{RF}_{max} = \frac{3}{8} \frac{\mathsf{RF}_{min}}{\frac{\mathsf{f}_{max}}{\mathsf{f}_{min}} - 1}.$$

Note that, unlike the  $f_{max}$  considered in the previous section ("Oscillator"), here  $f_{max}$  is associated to some load Pout<sub>B</sub> greater than the minimum one. Pout<sub>B</sub> will be such that the transformer's peak currents are low enough not to cause audible noise.

Resonant converter's switching frequency, however, depends also on the input voltage; hence, in case there is quite a large input voltage range with the circuit of figure 4a the value of  $Pout_B$  would change considerably. In this case it is recommended to use the arrangement shown in figure 4b, where the information on the converter's input voltage is added to the voltage applied to the STBY pin. Due to the strongly non-linear relationship between switching frequency and input voltage, it is more practical to find empirically the right amount of correction  $R_A / (R_A + R_B)$  needed to minimize the change of  $Pout_B$ . Just be careful in choosing the total value  $R_A + R_B$  much greater than  $R_C$  to minimize the effect on the LINE pin voltage (see "Line sensing function" section).

Whichever circuit is in use, its operation can be described as follows. As the load falls below the value  $Pout_B$  the frequency will try to exceed the maximum programmed value  $f_{max}$  and the voltage on the STBY pin ( $V_{STBY}$ ) will go below 1.25V. The IC will then stop with both gate-drive outputs low, so that both MOSFETs of the half-bridge leg are in OFF-state. The voltage  $V_{STBY}$  will now increase as a result of the feedback reaction to the energy delivery stop and, as it exceeds 1.3V, the IC will restart switching. After a while,  $V_{STBY}$  will go down again in response to the energy burst and stop the IC. In this way the converter will work in a burst-mode fashion with a nearly constant switching frequency. A further load decrease will then cause a frequency reduction, which can go down even to few hundred hertz. The timing diagram of figure 5 illustrates this kind of operation, showing the most significant signals. A small capacitor (typically in the hundred pF) from the STBY pin to ground, placed as close to the IC as possible to reduce switching noise pick-up, will help get clean operation.

To help the designer meet energy saving requirements even in power-factor-corrected systems, where a PFC pre-regulator precedes the DC-DC converter, the L6599 allows that the PFC pre-regulator can be turned off during burst-mode operation, hence eliminating the no-load consumption of this stage (0.5÷1W). There is no compliance issue in that because EMC regulations on low-frequency harmonic emissions refer to nominal load, no limit is envisaged when the converter operates with light or no load.

To do so, the L6599 provides the PFC\_STOP pin (#9): it is an open collector output, normally open, that is asserted low when the IC is idle during burst-mode operation. This signal will be externally used for switching off the PFC controller and the pre-regulator as shown in figure 6. When the L6599 is in UVLO the pin is kept open, to let the PFC controller start first





Figure 5. Load-dependent operating modes: timing diagram

Figure 6. How the L6599 can switch off a PFC controller at light load



**47**/,

### Soft-start

Generally speaking, purpose of soft-start is to progressively increase converter's power capability when it is started up, so as to avoid excessive inrush current. In resonant converters the deliverable power depends inversely on frequency, then soft- start is done by sweeping the operating frequency from an initial high value until the control loop takes over. With the L6599 converter's soft start-up is simply realized with the addition of an R-C series circuit from the RFmin pin (#4) to ground (see figure 7, left).


Initially, the capacitor  $C_{SS}$  is totally discharged, so that the series resistor  $R_{SS}$  is effectively in parallel to  $R_{Fmin}$  and the resulting initial frequency is determined by  $R_{SS}$  and  $R_{Fmin}$  only, since the optocoupler's phototransistor is cut off (as long as the output voltage is not too far away from the regulated value):

$$\label{eq:fstart} f_{\text{start}} = \frac{1}{3 \cdot \text{CF} \cdot \left( \text{RF}_{\text{min}} \, /\!/ \, \text{R}_{\text{SS}} \right)} \,.$$

The  $C_{SS}$  capacitor is progressively charged until its voltage reaches the reference voltage (2 V) and, consequently, the current through  $R_{SS}$  goes to zero. This conventionally takes 5 times constants  $R_{SS} \cdot C_{SS}$  but, before that time, the output voltage will have got close to the regulated value and the feedback loop taken over, so that it will be the optocoupler's phototransistor to determine the operating frequency from that moment onwards.

During this frequency sweep phase the operating frequency will decay following the exponential charge of  $C_{SS}$ , that is, initially it will change relatively quickly but the rate of change will get slower and slower. This counteract the non-linear frequency dependence of the tank circuit that makes converter's power capability change little as frequency is away from resonance and change very quickly as frequency approaches resonance frequency (see figure 7, right).

Figure 7. Soft-start circuit (left) and power vs. frequency curve in an resonant half-bridge (right)



As a result, the average input current will smoothly increase, without the peaking that occurs with linear frequency sweep, and the output voltage will reach the regulated value with almost no overshoot.

Typically, R<sub>SS</sub> and C<sub>SS</sub> will be selected based on the following relationships:

$$R_{SS} = \frac{RF_{min}}{\frac{f_{start}}{f_{min}} - 1} \; ; \; C_{SS} = \frac{3 \cdot 10^{-3}}{R_{SS}},$$

where  $f_{start}$  is recommended to be at least 4 times  $f_{min}$ . The proposed criterion for  $C_{SS}$  is quite empirical and is a compromise between an effective soft-start action and an effective OCP (see next section). Please refer to the timing diagram of figure 9 to see some significant signals during the soft-start phase.

### Current sense, OCP and OLP

The resonant half-bridge is essentially voltage-mode controlled; hence a current sense input will only serve as an overcurrent protection (OCP).

Unlike PWM-controlled converters, where energy flow is controlled by the duty cycle of the primary switch (or switches), in a resonant half-bridge the duty cycle is fixed and energy flow is controlled by its switching frequency. This impacts on the way current limitation can be realized. While in PWM-controlled converters energy flow can be limited simply by terminating switch conduction beforehand when the sensed current exceeds a preset threshold (this is commonly now as cycle-by-cycle limitation), in a resonant half-bridge the switching frequency, that is, its oscillator's frequency must be increased and this cannot be done as quickly as turning off a switch: it takes at least the next oscillator cycle to see the frequency change. This implies that to have an effective increase, able to change the energy flow significantly, the rate of change of the frequency must be slower than the frequency itself. This, in turn, implies that cycle-by-cycle limitation is not feasible and that, therefore, the information on the primary current fed to the current sensing input must be somehow averaged. Of course, the averaging time must not be too long to prevent the primary current from reaching too high values.

In figure 8 a couple of current sensing methods are illustrated that will be described in the following. The circuit of figure 8a is simpler but the dissipation on the sense resistor Rs might not be negligible, hurting efficiency; the circuit of figure 8b is more complex but virtually lossless and recommended when the efficiency target is very high.

t ≈ 10 / min | v<sub>Crpk</sub> |

Figure 8. Current sensing techniques: a) with sense resistor, b) "lossless", with capacitive shunt

The L6599 is equipped with a current sensing input (pin #6, ISEN) and a sophisticated overcurrent management system. The ISEN pin is internally connected to the input of a first comparator, referenced to 0.8V, and to that of a second comparator referenced to 1.5V. If the voltage externally applied to the pin by either circuit in figure 8 exceeds 0.8V the first comparator is tripped and this causes an internal switch to be turned on and discharge the soft-start capacitor  $C_{SS}$  (see "Soft-start" section). This will quickly increase the oscillator frequency and thereby limit energy transfer. The discharge will go on until the voltage on the ISEN pin has dropped by 50 mV; this, with an averaging time in the range of  $10/f_{min}$ , ensures an effective frequency rise. Under output short circuit, this operation results in a nearly constant peak primary current.

b)

It is normal that the voltage on the ISEN pin may overshoot above 0.8V; however, if the voltage on the ISEN pin reaches 1.5V, the second comparator will be triggered, the L6599 will shutdown and latch off with both the gate-drive outputs and the PFC\_STOP pin low, hence turning off the entire unit. The supply voltage of the IC must be pulled below the UVLO threshold and then again above the start-up level in order to restart. Such an event may occur if the soft-start capacitor  $C_{\rm SS}$  is too large, so that its discharge is not fast enough or in case of transformer's magnetizing inductance saturation or a shorted secondary rectifier.

In the circuit shown in figure 8a, where a sense resistor Rs in series to the source of the low-side MOSFET is used, note the particular connection of the resonant capacitor. In this way the voltage across Rs is related to the current flowing through the high-side MOSFET and is positive most of the switching period, except for the time needed for the resonant current to reverse after the low-side MOSFET has been switched off. Assuming that the time constant of the RC filter is at least ten times the minimum switching frequency  $f_{min}$ , the approximate value of Rs can be found using the empirical equation:

$$Rs = \frac{Vs_{pkx}}{I_{Crpkx}} \approx \frac{5 \cdot 0.8}{I_{Crpkx}} \approx \frac{4}{I_{Crpkx}} \; , \label{eq:Rs}$$

**477.** 

a)

where I<sub>Crokx</sub> is the maximum desired peak current flowing through the resonant capacitor and the primary winding of the transformer, which is related to the maximum load and the minimum input voltage.

The circuit shown in figure 8b can be operated in two different ways. If the resistor  $R_A$  in series to  $C_A$  is small (not above some hundred  $\Omega$ , just to limit current spiking) the circuit operates like a capacitive current divider; CA will be typically selected equal to Cr/100 or less and will be a low-loss type, the sense resistor R<sub>B</sub> will be selected as:

$$R_B = \frac{0.8 \, \pi}{I_{Crpkx}} \left( 1 + \frac{C_A}{C_r} \right),$$

and C<sub>B</sub> will be such that R<sub>B</sub>·C<sub>B</sub> is in the range of 10 /f<sub>min</sub>.

If the resistor  $R_A$  in series to  $C_A$  is not small (in this case it will be typically selected in the ten  $k\Omega$ ), the circuit operates like a divider of the ripple voltage across the resonant capacitor Cr, which, in turn, is related to its current through the reactance of Cr. Again, CA will be typically selected equal to Cr/100 or less, this time not necessarily a low-loss type, while R<sub>B</sub> (provided it is << R<sub>A</sub>) according to:

$$R_B = \frac{0.8\,\pi}{I_{Crpkx}} \frac{\sqrt{R_A^2 + X_{C_A}^2}}{X_{Cr}} \,,$$

where the reactance of  $C_A$  ( $X_{CA}$ ) and  $C_F$  ( $X_{Cr}$ ) should be calculated at the frequency where  $I_{Crpk} = I_{Crpkx}$ . Again, C<sub>B</sub> will be such that R<sub>B</sub>·C<sub>B</sub> is in the range of 10 /f<sub>min</sub>.

Whichever circuit one is going to use, the calculated values of Rs or R<sub>B</sub> should be considered just a first cut value that needs to be adjusted after experimental verification.

OCP is effective in limiting primary-to-secondary energy flow in case of an overload or an output short circuit, but the output current through the secondary winding and rectifiers under these conditions might be so high to endanger converter's safety if continuously flowing. To prevent any damage during these conditions it is customary to force converter's intermittent operation, in order to bring the average output current to values such that the thermal stress for the transformer and the rectifiers can be easily handled.

With the L6599 the designer can program externally the maximum time T<sub>SH</sub> that the converter is allowed to run overloaded or under short circuit conditions. Overloads or short circuits lasting less than T<sub>SH</sub> will not cause any other action, hence providing the system with immunity to short duration phenomena. If, instead, T<sub>SH</sub> is exceeded an overload protection (OLP) procedure is activated that shuts down the L6599 and, in case of continuous overload/short circuit, results in continuous intermittent operation with a userdefined duty cycle.




Figure 9. Soft-start and delayed shutdown upon overcurrent timing diagram

This function is realized with the pin DELAY (#2), by means of a capacitor  $C_{\text{Delay}}$  and a parallel resistor  $R_{\text{Delay}}$  connected to ground. As the voltage on the ISEN pin exceeds 0.8V the first OCP comparator, in addition to discharging  $C_{\text{SS}}$ , turns on an internal current generator that sources 150  $\mu$ A from the DELAY pin and charges  $C_{\text{Delay}}$ . During an overload/short-circuit the OCP comparator and the internal current source will be repeatedly activated and  $C_{\text{Delay}}$  will be charged with an average current that depends essentially on the time constant of the current sense filtering circuit, on  $C_{\text{SS}}$  and the characteristics of the resonant circuit; the discharge due to  $R_{\text{Delay}}$  can be neglected, considering that the associated time constant is typically much longer.

This operation will go on until the voltage on  $C_{Delay}$  reaches 2V, which defines the time  $T_{SH}$ . There is not a simple relationship that links  $T_{SH}$  to  $C_{Delay}$ , thus it is more practical to determine  $C_{Delay}$  experimentally. As a rough indication, with  $C_{Delay}$  = 1  $\mu$ F  $T_{SH}$  will be in the order of 100 ms.

Once  $C_{Delay}$  is charged at 2V the internal switch that discharges  $C_{SS}$  is forced low continuously regardless of the OCP comparator's output, and the 150  $\mu$ A current source is continuously on, until the voltage on  $C_{Delay}$  reaches 3.5V. This phase lasts:

$$T_{MP} = 10 \cdot C_{Delay}$$

with  $T_{MP}$  is expressed in ms and  $C_{Delay}$  in  $\mu F$ . During this time the L6599 runs at a frequency close to  $f_{start}$  (see "Soft-start" section) to minimize the energy inside the resonant circuit. As the voltage on  $C_{Delay}$  is 3.5V, the L6599 stops switching and the PFC\_STOP pin is pulled low. Also the internal generator is turned off, so that  $C_{Delay}$  will now be slowly discharged by  $R_{Delay}$ . The IC will restart when the voltage on  $C_{Delay}$  will be less than 0.3V, which will take:

$$T_{STOP} = R_{Delay} \ C_{Delay} \ In \frac{3.5}{0.3} \approx 2.5 \, R_{Delay} \ C_{Delay}$$

The timing diagram of figure 9 shows this operation. Note that if during  $T_{\text{STOP}}$  the supply voltage of the L6599 (Vcc) falls below the UVLO threshold the IC keeps memory of the event and will not restart immediately after Vcc exceeds the start-up threshold if V(DELAY) is still higher than 0.3V. Also the PFC\_STOP pin will stay low as long as V(DELAY) is greater than 0.3V. Note also that in case there is an overload lasting less than  $T_{\text{SH}}$ , the value of  $T_{\text{SH}}$  for the next overload will be lower if they are close to one another.

### Latched shutdown

The L6599 is equipped with a comparator having the non-inverting input externally available at the pin DIS (#8) and with the inverting input internally referenced to 2V. As the voltage on the pin exceeds the internal threshold, the IC is immediately shut down and its consumption reduced at a low value. The information is latched and it is necessary to let the voltage on the Vcc pin go below the UVLO threshold to reset the latch and restart the IC.

This function is useful to implement a latched overtemperature protection very easily by biasing the pin with a divider from an external reference voltage, where the upper resistor is an NTC physically located close to a heating element like the MOSFET, or the secondary diode or the transformer.

An OVP can be implemented as well, e.g. by sensing the output voltage and transferring an overvoltage condition via an optocoupler.

### Line sensing function

This function basically stops the IC as the input voltage to the converter falls below the specified range and lets it restart as the voltage goes back within the range. The sensed voltage can be either the rectified and filtered mains voltage, in which case the function will act as a brownout protection, or, in systems with a PFC pre-regulator front-end, the output voltage of the PFC stage, in which case the function will serve as a power-on and power-off sequencing.

L6599 shutdown upon input undervoltage is accomplished by means of an internal comparator, as shown in the block diagram of figure 10, whose non-inverting input is available at the LINE pin (#7). The comparator is internally referenced to 1.25V and disables the IC if the voltage applied at the LINE pin is below the internal reference. Under these conditions the soft-start is discharged, the PFC\_STOP pin is open and the consumption of the IC is reduced. PWM operation is re-enabled as the voltage on the pin is above the reference. The comparator is provided with current hysteresis instead of a more usual voltage



hysteresis: an internal 15 µA current sink is ON as long as the voltage applied at the LINE pin is below the reference and is OFF if the voltage is above the reference.

This approach provides an additional degree of freedom: it is possible to set the ON threshold and the OFF threshold separately by properly choosing the resistors of the external divider (see below). With voltage hysteresis, instead, fixing one threshold automatically fixes the other one depending on the builtin hysteresis of the comparator.




Figure 10. Line sensing function: internal block diagram and timing diagram

With reference to figure 10, the following relationships can be established for the ON (VinoN) and OFF (Vin<sub>OFF</sub>) thresholds of the input voltage:

$$\frac{Vin_{ON} - 1.25}{R_H} = 15 \cdot 10^{-6} + \frac{1.25}{R_L} \qquad \qquad \frac{Vin_{OFF} - 1.25}{R_H} = \frac{1.25}{R_L} \, ,$$

which, solved for R<sub>H</sub> and R<sub>L</sub>, yield:

$$R_{H} = \frac{Vin_{ON} - Vin_{OFF}}{15 \cdot 10^{-6}}; \qquad R_{L} = R_{H} \frac{1.25}{Vin_{OFF} - 1.25}.$$

While the line undervoltage is active the start-up generator keeps on working but there is no PWM activity, thus the Vcc voltage (if not supplied by another source) continuously oscillates between the start-up and the UVLO thresholds, as shown in the timing diagram of fig. 10.


As an additional measure of safety (e.g. in case the low-side resistor is open or missing, or in non-power factor corrected systems in case of abnormally high input voltage) if the voltage on the pin exceeds 7V the L6599 is shutdown. If its supply voltage is always above the UVLO threshold, the IC will restart as the voltage falls below 7V.

The LINE pin, while the device is operating, is a high impedance input connected to high value resistors, thus it is prone to pick up noise, which might alter the OFF threshold or give origin to undesired switch-off of the IC during ESD tests. It is possible to bypass the pin to ground with a small film capacitor (e.g. 1-10 nF) to prevent any malfunctioning of this kind. If the function is not used the pin has to be connected to the RFmin pin (#4).

#### Bootstrap section

The supply of the floating high-side section is obtained by means of a bootstrap circuitry. This solution normally requires a high voltage fast recovery diode ( $D_{BOOT}$ , figure 11a) to charge the bootstrap capacitor  $C_{BOOT}$ . In the L6599 a patented integrated structure, replaces this external diode. It is realized by means of a high voltage DMOS, working in the third quadrant and driven synchronously with the low side driver (LVG), with a diode in series to the source, as shown in fig. 11b.

Figure 11. Bootstrap supply: a) standard circuit; b) internal bootstrap synchronous diode



The diode prevents any current can flow from the VBOOT pin back to Vcc in case that the supply is quickly turned off when the internal capacitor of the pump is not fully discharged. To drive the synchronous DMOS it is necessary a voltage higher than the supply voltage Vcc. This voltage is obtained by means of an internal charge pump (fig. 11b).

The bootstrap structure introduces a voltage drop while recharging CBOOT (i.e. when the low side driver is on), which increases with the operating frequency and with the size of the external power MOS. It is the sum of the drop across the  $R_{(DS)ON}$  and the forward drop across the series diode. At low frequency this drop is very small and can be neglected but, as the operating frequency increases, it must be taken into account. In fact, the drop reduces the amplitude of the driving signal and can significantly increase the  $R_{(DS)ON}$  of the external high-side MOSFET and then its conductive loss.

This concern applies to converters designed with a high resonance frequency (indicatively, > 150 kHz), so that they run at high frequency also at full load. Otherwise, the converter will runa at high frequency at light load, where the current flowing in the MOSFETs of the half-bridge leg is low, so that, generally, an  $R_{(DS)ON}$  rise is not an issue. However, it is wise to check this point anyway and the following equation is useful to compute the drop on the bootstrap driver:

$$V_{Drop} = I_{charge} R_{(DS)on} + V_F = \frac{Q_g}{T_{charge}} R_{(DS)on} + V_F ,$$

where Qg is the gate charge of the external power MOS,  $R_{(DS)ON}$  is the on-resistance of the bootstrap DMOS (150  $\Omega$ , typ.) and  $T_{charge}$  is the ON-time of the bootstrap driver, which equals about half the switching period minus the dead time  $T_D$ . For example, using a MOSFET with a total gate charge of 30nC, the drop on the bootstrap driver is about 3V at a switching frequency of 200 kHz:

$$V_{Drop} = \frac{30 \cdot 10^{-9}}{2.5 \cdot 10^{-6} - 0.27 \cdot 10^{-6}} 150 + 0.6 = 2.7 \text{ V}$$

If a significant drop on the bootstrap driver is an issue, an external ultra-fast diode can be used, thus saving the drop on the  $R_{(DS)ON}$  of the internal DMOS.

# **REVISION HISTORY**

Revision	Date	Details
February 2004	24 Feb 2004	First draft version released
July 2004	30 Jul 2004	Added AMR on the source current of pin RFmin
		Tolerance of frequency shift threshold enlarged to ±5%
		Internal reference for DIS changed from 1.25 to 2V
		Specified maximum consumption during burst-mode operation
		Minor edits and format fixes
August 2004	31 Aug 2004	Latch off threshold on ISEN pin increased from 1.25 V to 1.5 V
		Clamp level on pin LINE increased to from 5.3 V to 6 V min.
		Pin description updated accordingly
September 2004	21 Sep 2004	"Delayed shutdown upon overcurrent" function added. Device description, pin description, block diagram and pinout updated accordingly.
		Quiescent IC consumption and IC consumption during standby unified.
		Added timing diagrams for "delayed shutdown upon overcurrent" function and burst-mode operation.
		Typical IC consumption specified.
October 2004	05 Oct 2004	Maximum IC consumption specified; typical consumption updated.
		Minor edits and format fixes.
November 2004	25 Nov 2004	UVLO threshold increased by 150 mV
		Minor edits and format fixes
February 2005	18 Feb 2005	Added ordering numbers
April 2005	11 Apr 2005	Added "Typical System Block Diagram"
		Added oscillator's peak and valley values and current mirroring ratio
		Added maximum leakage of pin DELAY
		Added APPLICATION INFORMATION section
April 2005	11 Apr 2005	Vcc clamp operating current increased from 10 to 15 mA.
Α		
June 2005	10 Jun 2005	Specified measure condition for operating current
		Corrected residual consumption conditions
		Maximum delay-to-output increased from 200 to 300 ns
		Modified description of LINE pin usage while function is not in use