


Product Summary		
V <sub>DS</sub> (V)	I <sub>D</sub> (A)	R <sub>DS(ON)</sub> (mΩ) Max
-30V	-5.5A	55 @ V <sub>GS</sub> = -10V
		85 @ V <sub>GS</sub> = -4.5V



### FEATURES

- ◆ Super high dense cell design for low R<sub>DS(ON)</sub>.
- ◆ Rugged and reliable.
- ◆ Surface Mount Package.

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-30	V
Gate-Soure Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous @ T <sub>c</sub> =25°C -Pulsed <sup>b</sup>	I <sub>D</sub>	-5.5	A
	I <sub>DM</sub>	-27	A
Drain-Source Diode Forward Current <sup>a</sup>	I <sub>S</sub>	-1.7	A
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.5	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
THERMAL CHARACTERISTICS			
Thermal Resistance, Junction-to-Ambient <sup>a</sup>	R <sub>θJA</sub>	50	°C/W



South Sea Semiconductor

SSM9435

ELECTRICAL CHARACTERISTICS ( $T_A=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=-24\text{V}, V_{\text{GS}}=0\text{V}$			-1	$\mu\text{A}$
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm100$	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1	-1.7	-2.5	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-5.5\text{A}$		45	55	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-4.2\text{A}$		75	85	
On-State Drain Current	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}}=-5\text{V}, V_{\text{GS}}=-10\text{V}$	-20			A
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=-5\text{V}, I_{\text{D}}=-5.5\text{A}$	5			S
Input Capacitance	$C_{\text{ISS}}$	$V_{\text{DS}}=-15\text{V},$		580		$\text{pF}$
Output Capacitance	$C_{\text{OSS}}$	$V_{\text{GS}}=0\text{V},$		125		
Reverse Transfer Capacitance	$C_{\text{RSS}}$	$f=1.0\text{MHz}$		85		
Turn-On Delay Time	$t_{\text{D}(\text{ON})}$	$V_{\text{D}}=-15\text{V}, I_{\text{D}}=-1\text{A},$		10		$\text{ns}$
Rise Time	$t_r$	$V_{\text{GEN}}=-10\text{V},$		10.5		
Turn-Off Delay Time	$t_{\text{D}(\text{OFF})}$	$R_{\text{GEN}}=6\Omega,$		36		
Fall Time	$t_f$	$R_L=15\Omega$		25		
Total Gate Charge	$Q_g$	$V_{\text{DS}}=-15\text{V}, I_{\text{D}}=-5.5\text{A}, V_{\text{GS}}=-10\text{V}$		12		$\text{nC}$
		$V_{\text{DS}}=-15\text{V}, I_{\text{D}}=-5.5\text{A}, V_{\text{GS}}=-4.5\text{V}$		5.5		
Gate-Source Charge	$Q_{\text{gs}}$	$V_{\text{DS}}=-15\text{V}, I_{\text{D}}=-5.5\text{A},$		2		
Gate-Drain Charge	$Q_{\text{gd}}$	$V_{\text{GS}}=-10\text{V}$		3		
Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=-1.7\text{A}$		-0.85	-1.2	V

## Notes :

- a. Surface Mounted on FR4 Board,  $t \leq 10\text{sec}$ .
- b. Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c. Guaranteed by design, not subject to production testing.

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, June 2005 (Rev 1.0)



South Sea Semiconductor

# SSM9435




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, June 2005 (Rev 1.0)



South Sea Semiconductor

# SSM9435




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area



South Sea Semiconductor

# SSM9435





Figure 11. Switching Test Circuit

Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve






South Sea Semiconductor

SSM9435

## Package Outline Dimensions

SO-8



SYMBOLS	MILLIMETERS		INCHES	
	Min.	Max.	Min.	Max.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
B	0.41 TYP.		0.016 TYP.	
C	0.20 TYP.		0.008 TYP.	
D	4.80	4.98	0.189	0.196
E	3.81	3.99	0.150	0.157
e	1.25 TYP.		0.05 TYP.	
H	5.79	6.20	0.228	0.244
L	0.41	1.27	0.016	0.050
θ	0°	8°	0°	8°

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.  
South Sea Semiconductor, June 2005 (Rev 1.0)




South Sea Semiconductor

SSM9435


## Carrier Tape & Reel Dimensions

SO-8



Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
SOP 8N 150mil	6.40	5.20	2.10	$\phi 1.50$ (Min.)	$\phi 1.50$ $+ 0.10$ $- 0.00$	12.00 $\pm 0.30$	1.75	$5.50$ $\pm 0.05$	8.00	4.00	$2.00$ $\pm 0.05$	$0.30$ $\pm 0.05$

UNIT : mm



Tape Size	Reel Size	M	N	W	W1	H	K	S	G	R	V
12mm	$\phi 330$	330 $\pm 1$	62 $\pm 1.5$	12.4 $+ 0.2$	16.8 $- 0.4$	$\phi 12.75$ 0.15	-	2.0 $\pm 0.15$	-	-	-

UNIT : mm

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, June 2005 (Rev 1.0)