# Low Voltage Synchronous Buck Controller

The NCP1580 is a voltage mode PWM controller designed to operate from a 5.0 V or 12 V supply and produce an output voltage as low as 0.8 V. This 8-pin device provides an optimal level of integration to reduce size and cost of the power supply. The NCP1580 has a fixed 350 kHz oscillator and soft-start function. The NCP1580 provides a 1.5 A floating gate driver design to drive N-Channel MOSFETs in a synchronous configuration. Adaptive non-overlap circuitry reduces switching losses by preventing simultaneous conduction of both outputs. Protection features include thermal shutdown and undervoltage lockout (UVLO). The NCP1580 is available in an 8-pin SOIC package.

# **Features**

- Input Voltage Range from 4.5 V to 13.2 V
- 350 kHz Internal Oscillator
- Boost Pin Operates to 26.5 V
- Voltage Mode PWM Control
- 0.8 V ± 1.5% Internal Reference Voltage
- Adjustable Output Voltage
- Internal Soft-Start
- Internal 1.5 A Gate Drivers
- Adaptive Non-Overlap Circuit
- 90% Max Duty Cycle
- Input UVLO
- Overtemperature Protection
- Fully Specified over –40°C to 85°C

#### **Applications**

- Graphics Cards
- Desktop Computers
- Servers/Networking
- DSP and FPGA Power Supply
- DC-DC Regulator Modules



# ON Semiconductor®

# http://onsemi.com

# MARKING DIAGRAM



SO-8 D SUFFIX CASE 751




A = Assembly Location

= Wafer Lot

′ = Year

W = Work Week


#### PIN CONNECTIONS



#### ORDERING INFORMATION

Device	Package	Shipping†	
NCP1580DR2	SO-8	2500/Tape & Reel	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



**Figure 1. Typical Application Diagram** 




Figure 2. Application Diagram; 12 V Input, 1.0 V at 20 A Output

# **DETAILED BLOCK DIAGRAM**




Figure 3. Block Diagram

# PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Description	
1	BST	Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BST pin). Connect a capacitor ( $C_{BST}$ ) between this pin and the PHASE pin. Typical values for $C_{BST}$ range from 0.1 $\mu$ F to 1 $\mu$ F. Ensure that $C_{BST}$ is placed near the IC.	
2	TG	Top gate MOSFET driver pin. Connect this pin to the gate of the top N-Channel MOSFET.	
3	GND	IC ground reference. All control circuits are referenced to this pin.	
4	BG	Bottom gate MOSFET driver pin. Connect this pin to the gate of the bottom N-Channel MOSFET.	
5	V <sub>CC</sub>	Supply rail for the internal circuitry. Operating supply range is 4.5 V to 13.2 V. Decouple with a 1 $\mu$ F capacitor to GND. Ensure that this decoupling capacitor is placed near the IC.	
6	FB	This pin is the inverting input to the error amplifier. Use this pin in conjunction with the COMP pin to compensate the voltage–control feedback loop. Connect this pin to the output resistor divider (if used) or directly to Vout.	
7	COMP	COMP Compensation Pin. This is the output of the error amplifier (EA) and the non–inverting input of the PWN comparator. Use this pin in conjunction with the FB pin to compensate the voltage–control feedback loc This pin should not be shorted to ground to disable switching.	
8	PHASE	Switch node pin. This is the reference for the floating top gate driver. Connect this pin to the source of the top MOSFET. A Schottky diode between this pin and ground is recommended to reduce negative transient voltages which is common in a power supply system.	

# **ABSOLUTE MAXIMUM RATINGS**

Pin Name	Symbol	V <sub>MAX</sub>	V <sub>MIN</sub>
Main Supply Voltage Input	V <sub>CC</sub>	15 V	-0.3 V
Bootstrap Supply Voltage Input	BST	30 V wrt/GND 15 V wrt/PHASE	-0.3 V
Switching Node (Bootstrap Supply Return)	PHASE	30 V	−0.7 V
High-Side Driver Output (Top Gate)	TG	30 V wrt/GND 15 V wrt/PHASE	-0.3 V wrt/PHASE
Low-Side Driver Output (Bottom Gate)	BG	15 V	-0.3 V
Feedback	FB	5.5 V	-0.3 V
COMP	COMP	5.5 V	-0.3 V

# **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	165	°C/W
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	45	°C/W
Operating Junction Temperature Range	TJ	-40 to 150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
ESD Susceptibility Human Body Model Charge Device Model		2.0 200	kV V
Moisture Sensitivity Level	MSL	1	-


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (-40^{\circ}\text{C} < \text{T}_{A} < 85^{\circ}\text{C}, \ -40^{\circ}\text{C} < \text{T}_{J} < 125^{\circ}\text{C} \ (\text{Note 1}), \ 4.5 \ \text{V} < \text{V}_{CC} < 13.2 \ \text{V}, \ 4.5 \ \text{V} < \text{BST} < 26.5 \ \text{V}, \ C_{TG} = C_{BG} = 1.0 \ \text{nF}, \text{for min/max values unless otherwise noted.}$ 

Characteristic	Conditions	Min	Тур	Max	Unit
Input Voltage Range	-	4.5	_	13.2	V
Boost Voltage Range	-	4.5	-	26.5	V
Supply Current		•	•	•	
Quiescent Supply Current	$V_{FB} = 1.0 \text{ V}$ , No Switching $V_{CC} = 13.2 \text{ V}$	-	1.0	1.75	mA
Boost Quiescent Current	V <sub>FB</sub> = 1.0 V, No Switching	-	140	-	μΑ
Undervoltage Lockout			-		
UVLO Threshold	V <sub>CC</sub> Rising Edge	3.85	4.2	-	V
UVLO Hysteresis	-	-	0.5	-	V
Switching Regulator					
VFB Feedback Voltage, Control Loop in Regulation	$T_A = 0 \text{ to } 70^{\circ}\text{C}$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	0.788 0.784	0.800	0.812 0.816	V
Oscillator Frequency	-	288	350	412	kHz
Ramp-Amplitude Voltage	-	-	1.1	-	V
Minimum Duty Cycle	-	-	0	-	%
Maximum Duty Cycle	-	85	90	95	%
Minimum Pulse Width	Static Operating (Note 2)	50	100	150	nsec
Error Amplifier		•			
DC Gain	(Note 2)	70	80	-	dB
Gain-Bandwidth Product	(Note 2)	8.0	10	-	MHz
Slew Rate	COMP_GND = 100 pF (Note 2)	2.0	4.0	-	V/µS
FB Bias Current	VFB = 1 V (Note 2)	_	0.1	1.0	μΑ
Gate Drivers					
TG Rise Time		-	6.0	15	ns
TG Fall Time	Load = 1.0 nF	_	15	30	ns
BG Rise Time	V <sub>CC</sub> = 8.0 V	_	6.0	15	ns
BG Fall Time		_	6.0	15	ns
TG Sink Current		-	1.0	-	А
TG Source Current	V <sub>CC</sub> = 12 V	_	1.5	-	А
BG Sink Current	$V_{TG} = V_{BG} = 2.0 \text{ V}$ (Note 2)	_	1.5	-	А
BG Source Current		_	1.5	-	А
PHASE falling to BG rising delay	V <sub>CC</sub> = 12 V PHASE < 2.0 V BG > 2.0 V	-	30	90	ns
BG falling to TG rising delay	V <sub>CC</sub> = 12 V BG < 2.0 V TG > 2.0 V	-	30	40	ns
Internal Soft-Start		•			
Time	-	1.0	2.0	3.0	ms
Thermal Shutdown	•				
Overtemperature Trip Point	(Note 2)	_	160	_	°C
			-t1 (COC)	·	·

Specifications to -40°C are guaranteed via correlation using standard statistical quality control (SQC), not tested in production.
 Guaranteed by design, not tested in production.


# TYPICAL CHARACTERISTIC CURVES



410 400 390 FREQUENCY (kHz) 380 370  $V_{CC} = 5.0 \text{ V}$ 360 350 340  $V_{CC} = 12 V$ 330 320 310 300 290 -50 -25 50 100 125 150 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 4. Reference Voltage (V<sub>REF</sub>) vs. Temperature

Figure 5. Oscillator Frequency (f<sub>SW</sub>) vs. Temperature







Figure 6. Soft-Start Time (t<sub>SS</sub>) vs. Temperature

Figure 7. Quiescent Current (I<sub>CC</sub>) vs. Temperature (No Switching)






Figure 8. Quiescent Current (I<sub>CC</sub>) vs. Temperature (Switching)

Figure 9. Error Amplifier

#### **DETAILED OPERATING DESCRIPTION**

#### General

The NCP1580 is an 8–pin PWM controller intended for DC–DC conversion from 5.0 V and 12 V buses. The NCP1580 has a 1.5 A internal floating gate driver circuit designed to drive N–Channel MOSFETs in a synchronous–rectifier buck topology. The internal floating gate driver simplifies design, improves performance, and minimizes board area. The output voltage of the converter can be precisely regulated down to 800 mV  $\pm$  1.5% when the VFB pin is tied to VOUT. The switching frequency, which is internally set to 350 kHz, and soft–start are completely integrated. The voltage error amplifier features a 10 MHz unity gain bandwidth and 4 V/µsec slew rate for fast transient response.

# **Duty Cycle and Maximum Pulse Width Limits**

In steady state DC operation, the duty cycle will stabilize at an operating point defined by the ratio of the input to the output voltage. The NCP1580 can achieve a 90% duty cycle. There is a built in off–time which ensures that the bootstrap supply is charged every cycle. The NCP1580, which is capable of a 100 nsec minimum pulse width (typ), can allow a 12 V to 1.0 V conversion at 350 kHz.




Figure 10. Normal Startup

# Input Voltage Range (V<sub>CC</sub> and BST)

The input voltage range for both  $V_{\rm CC}$  and BST is 4.5 V to 13.2 V with respect to GND and PHASE, respectively. Although BST is rated at 13.2 V with respect to PHASE, it can also tolerate 26.5 V with respect to GND.

#### **Normal Shutdown Behavior**

Normal shutdown occurs when the IC stops switching because the input supply reaches UVLO threshold. In this case, switching stops, the internal SS is discharged, and all GATE pins go low. The switch node enters a high impedance state and the output capacitors discharge through the load with no ringing on the output voltage.

#### Internal Soft-Start

The NCP1580 features an internal soft–start function, which reduces inrush current and overshoot of the output voltage. Figure 10 shows a typical soft–start sequence. Soft–start is achieved by ramping up the internal soft–start voltage (VSS) which is applied to the input of the error amplifier. This ramp is generated by applying 0.5  $\mu A$  to a 100 pf capacitor for 1  $\mu sec$  on every fourth clock pulse. This sequence begins once  $V_{CC}$  surpasses its UVLO threshold (see Figure 11). The typical soft–start time is 2 msec. The internal soft–start voltage is held low when the part is in UVLO.




Figure 11. Achieving Internal Soft-Start

#### **UVLO**

Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when  $V_{CC}$  is too low to support the internal rails and power the converter. For the NCP1580, the UVLO is set to ensure that the IC will start up when  $V_{CC}$  reaches 4.2 V and shutdown when  $V_{CC}$  drops below 3.7 V. This permits operation when converting from a 5.0 V input voltage.

# **Thermal Shutdown**

The NCP1580 also provides Thermal Shutdown (TSD) for added protection. The TSD circuit monitors the die temperature and turns off the top and bottom gate drivers if an over temperature condition is detected. The internal soft–start capacitor is also discharged. This is a latched state and requires a power cycle to reset.

#### **Drivers**

The NCP1580 includes 1.5 A gate drivers to switch external N-Channel MOSFETs. This allows the NCP1580 to address high-power as well as low-power conversion requirements. The gate drivers also include adaptive non-overlap circuitry. The non-overlap circuitry increases efficiency, which minimizes power dissipation, by minimizing the body diode conduction time.

A detailed block diagram of the non-overlap and gate drive circuitry used in the chip is shown in Figure 12.

Careful selection and layout of external components is required, to realize the full benefit of the onboard drivers. The capacitors between  $V_{CC}$  and GND and between BST and SWN must be placed as close as possible to the IC. The current paths for the TG and BG connections must be optimized. A ground plane should be placed on the closest layer for return currents to GND in order to reduce loop area and inductance in the gate drive circuit.




Figure 12. Block Diagram

# **APPLICATION SECTION**

# **Input Capacitor Selection**

The input capacitor has to sustain the ripple current produced during the on time of the upper MOSFET, so it must have a low ESR to minimize the losses. The RMS value of this ripple is:

$$lin_{RMS} = lou_{T} \sqrt{D \times (1 - D)}$$
,

where D is the duty cycle,  $I_{inRMS}$  is the input RMS current, and  $I_{OUT}$  is the load current. The equation reaches its maximum value with D = 0.5. Losses in the input capacitors can be calculated with the following equation:

$$PCIN = ESRCIN \times InRMS^2$$
,

where  $P_{CIN}$  is the power loss in the input capacitors and  $ESR_{CIN}$  is the effective series resistance of the input capacitance. Due to large dI/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected. Otherwise, capacitor failure could occur.

#### **Calculating Input Startup Current**

To calculate the input startup current, the following equation can be used.

$$I_{inrush} = \frac{C_{OUT} \times V_{OUT}}{t_{SS}},$$

where  $I_{inrush}$  is the input current during startup,  $C_{OUT}$  is the total output capacitance,  $V_{OUT}$  is the desired output voltage, and  $t_{SS}$  is the internal soft–start interval.

If the inrush current is higher than the steady state input current during max load, then the input fuse should be rated accordingly, if one is used.

#### Output Capacitor Selection

The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The controller immediately recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

During a load step transient the output voltage initially drops due to the current variation inside the capacitor and the ESR. (neglecting the effect of the effective series inductance (ESL)):

$$\Delta VOUT-ESR = \Delta IOUT \times ESRCOUT$$

where  $V_{OUT-ESR}$  is the voltage deviation of  $V_{OUT}$  due to the effects of ESR and the ESR<sub>COUT</sub> is the total effective series resistance of the output capacitors.

A minimum capacitor value is required to sustain the current during the load transient without discharging it. The voltage drop due to output capacitor discharge is given by the following equation:

$$\Delta \text{VOUT} - \text{DISCHARGE} = \frac{\Delta \text{I}_{\text{OUT}}^2 \times \text{L}_{\text{OUT}}}{2 \times \text{C}_{\text{OUT}} \times (\text{V}_{\text{IN}} \times \text{D} - \text{V}_{\text{OUT}})},$$

where  $V_{OUT-DISCHARGE}$  is the voltage deviation of  $V_{OUT}$  due to the effects of discharge,  $L_{OUT}$  is the output inductor value and  $V_{IN}$  is the input voltage.

It should be noted that  $\Delta V_{OUT-DISCHARGE}$  and  $\Delta V_{OUT-ESR}$  are out of phase with each other, and the larger of these two voltages will determine the maximum deviation of the output voltage (neglecting the effect of the ESL).

#### Inductor Selection

Both mechanical and electrical considerations influence the selection of an output inductor. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the regulation system, a minimum inductor value is particularly important in space—constrained applications. From an electrical perspective, the maximum current slew rate through the output inductor for a buck regulator is given by:

$$SlewRate_{LOUT} = \frac{V_{IN} - V_{OUT}}{L_{OUT}}$$

This equation implies that larger inductor values limit the regulator's ability to slew current through the output inductor in response to output load transients. Consequently, output capacitors must supply the load current until the inductor current reaches the output load current level. This results in larger values of output capacitance to maintain tight output voltage regulation. In contrast, smaller values of inductance increase the regulator's maximum achievable slew rate and decrease the necessary capacitance, at the expense of higher ripple current. The peak—to—peak ripple current is given by the following equation:

$$lpk-pk_{LOUT} = \frac{V_{OUT}(1 - D)}{L_{OUT} \times 350 \text{ kHZ}}$$

where Ipk-pk<sub>LOUT</sub> is the peak to peak current of the output. From this equation it is clear that the ripple current increases as L<sub>OUT</sub> decreases, emphasizing the trade-off between dynamic response and ripple current.

#### **Feedback and Compensation**

The NCP1580 allows the output of the DC–DC converter to be adjusted from 0.8~V to 5.0~V via an external resistor divider network. The controller will try to maintain 0.8~V at the feedback pin. Thus, if a resistor divider circuit was placed across the feedback pin to  $V_{OUT}$ , the controller will regulate the output voltage proportional to the resistor divider network in order to maintain 0.8~V at the FB pin.




Figure 13.

The relationship between the resistor divider network in Figure 13 and the output voltage is shown in the following equation:

$$\mathsf{R}_2 = \mathsf{R}_1 \times \bigg( \frac{\mathsf{VREF}}{\mathsf{VOUT} - \mathsf{VREF}} \bigg).$$

Resistor R1 is selected based on a design trade off between efficiency and output voltage accuracy. For high values of R1 there is less current consumption in the feedback network, However the trade off is output voltage accuracy due to the bias current in the error amplifier. The output voltage error of this bias current can be estimated using the following equation (neglecting resistor tolerance):

$$Error\% = \frac{0.1 \ \mu A \times R_1}{V_{RFF}} \times 100\%$$

Once R1 has been determined, R2 can be calculated.

The NCP1580 utilizes voltage mode control. This is to say, the control loop regulates  $V_{OUT}$  by monitoring  $V_{OUT}$  and controlling the output current. However, since the control loop is controlling the output current to regulate the output voltage, there are some stability concerns since the inductor current is 90 degrees out of phase with the voltage. It is inherent with all voltage—mode control loops to have a compensation network.




Figure 14. Simplified Diagram of Control Loop

The compensation network consists of the internal error amplifier and the impedance networks ZIN (R1, R3 and C3) and ZFB (R4, C1 and C2). The compensation network has to provide a closed loop transfer function with the highest 0 dB crossing frequency to have fast response (but always lower than f<sub>SW</sub>/8) and the highest gain in DC conditions to minimize the load regulation. A stable control loop has a gain crossing with –20 dB/decade slope and a phase margin greater than 45°. Include worst–case component variations when determining phase margin. To place the poles and zeroes of the compensation networks, the following equations may be used:

Modulator frequencies:

$$\omega_{\text{LC}} = \frac{1}{\sqrt{\text{LOUT} \times \text{COUT}}} \; \omega_{\text{ESR}} = \frac{1}{\sqrt{\text{ESR} \times \text{COUT}}}$$

Compensation network frequency:

$$\omega_{P1} = \frac{1}{R4 \times \left(\frac{C1 \times C2}{C1 + C2}\right)} \omega_{P2} = \frac{1}{R3 \times C3}$$

$$\omega_{Z1} = \frac{1}{R4 \times C2} \ \omega_{Z2} = \frac{1}{(R1 + R3) \times C3}$$

Place  $\omega_{Z1}$ , and  $\omega_{Z2}$  around the output filter resonance  $\omega_{LC}$ ; Place  $\omega_{P1}$  at the output capacitor ESR zero  $\omega_{ESR}$ ; Place  $\omega_{P2}$  at one half of the switching frequency;

The modulator transfer function is the small–signal transfer function of  $V_{OUT}/V_{COMP}$ . This function has a double pole at frequency  $\omega_{LC}$  and a zero at  $\omega_{ESR}$ . The DC Gain of the modulator is simply the input voltage VIN divided by the peak–to–peak oscillator voltage  $\Delta V_{OSC}$ .




Figure 15.

Visit http://www.onsemi.com/pub/Collateral/COMPCALC for self extracting compensation program for design assistance.

#### **Thermal Considerations**

The power dissipation of the NCP1580 varies with the MOSFETs used, VCC, and the boost voltage ( $V_{BST}$ ). The average MOSFET gate current typically dominates the

control IC power dissipation. The IC power dissipation is determined by the formula:

$$PIC = (ICC \times VCC) + PTG + PBG.$$

Where:

 $P_{IC}$  = Control IC power dissipation,

 $I_{CC} = IC$  measured supply current,

 $V_{CC} = IC$  supply voltage,

 $P_{TG}$  = Top gate driver losses,

 $P_{BG}$  = Bottom gate driver losses.

The upper (switching) MOSFET gate driver losses are:

$$PTG = QTG \times fSW \times VBST.$$

Where:

Q<sub>TG</sub> = Total upper MOSFET gate charge at VBST,

 $f_{SW}$  = The switching frequency,

 $V_{BST}$  = The BST pin voltage.

The lower (synchronous) MOSFET gate driver losses are:

$$P_{BG} = Q_{BG} \times f_{SW} \times V_{CC}$$

Where:

 $Q_{BG}$  = total lower MOSFET gate charge at  $V_{CC}$ .

The junction temperature of the control IC can then be calculated as:

$$T_J = T_A + P_{IC} \times \theta_{JA}$$
.

Where:

 $T_{\rm J}$  = The junction temperature of the IC,

 $T_A$  = The ambient temperature,

 $\theta_{JA}$  = The junction—to—ambient thermal resistance of the IC package.

The package thermal resistance can be obtained from the specifications section of this data sheet and a calculation can be made to determine the IC junction temperature. However, it should be noted that the physical layout of the board, the proximity of other heat sources such as MOSFETs and inductors, and the amount of metal connected to the IC, impact the temperature of the device. Use these calculations as a guide, but measurements should be taken in the actual application.

# **Layout Considerations**

As in any high frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding. Figure 16 shows the critical power components of the converter. To minimize the voltage overshoot the interconnecting wires indicated by heavy lines should be part of ground or power plane in a printed circuit board. The components shown in Figure 16 should be located as close together as possible. Please note that the capacitors C<sub>IN</sub> and C<sub>OUT</sub> each represent numerous physical capacitors. It is desirable to locate the NCP1580 within 1 inch of the MOSFETs, Q1 and Q2. The circuit traces for the MOSFETs' gate and source connections from the NCP1580 must be sized to handle up to 2.0 A peak current.





Figure 16.

# PACKAGE DIMENSIONS

# **SO-8 D SUFFIX** CASE 751-07 **ISSUE AB**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION
- MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
O	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

## **SOLDERING FOOTPRINT**



ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

# LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative