

SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Define the system specification

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

-(1) STEP-1 : Define the system specifications

- Line voltage range (V_{line}^{min} and V_{line}^{max}).
- Line frequency (f_L).
- Maximum output power (P_o).
- Estimated efficiency (E_r) : It is required to estimate the power conversion efficiency in order to calculate the maximum input power. If no reference data is available, set $E_r = 0.7$ – 0.75 for low voltage output applications and $E_r = 0.8$ – 0.85 for high voltage output applications. In the case of Color TV applications, the typical efficiency is 80–83%.

With the estimated efficiency, the maximum input power is given by

Design Assistant

Input Parameters

Minimum Line voltage (V_{line}^{min})	85 V	Line Frequency	60 Hz
Maximum Line voltage (V_{line}^{max})	265 V	Estimated efficiency	82 %

1 output	1st	2nd	3rd	4th
2 outputs				
3 outputs				
4 outputs	125	24	18	12
5 outputs				
6 outputs				
$V_o(V)$	125	24	18	12
$I_o(A)$	0.4	0.5	0.5	1

Output Parameters

1st	2nd	3rd	4th	
$P_o(W)$	50	12	9	12
KLO(%)	60	14	11	14

Maximum output power (P_o) 83 W Maximum input power (P_{in}) 101 W



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

(2) STEP-2 : Determine DC link capacitor (C_{DC}) and the DC link voltage range.

It is typical to select the DC link capacitor as $2\text{-}3\mu\text{F}$ per watt of input power for universal input range (85–265Vrms) and $1\mu\text{F}$ per watt of input power for European input range (195V–265Vrms). With the DC link capacitor chosen, the minimum DC link voltage is obtained as

$$V_{DC}^{min} = \frac{1}{2} (V_{line}^{min})^2 - \frac{P_{in} (1-D_{ch})}{(3)}$$

$D_{ch} = T_1 / T_2$
= 0.2 - 0.25

Design Assistant

Input Parameters

DC link Capacitor (C_{DC})	220 μF
--------------------------------	-------------------

Output Parameters

Minimum DC link voltage (V_{DC}^{min})	91 V
Maximum DC link voltage (V_{DC}^{max})	375 V
Maximum DC link voltage ripple	28 V

Figure 3. DC Link Voltage Waveform



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the reflected output voltage (V_{RO})

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

(3) STEP-3 : Determine the reflected output voltage (V_{RO})

Figure 4 shows the typical waveforms of the drain voltage of Quasi-resonant flyback converter. When the MOSFET is turned off, the DC link voltage (V_{DC}) together with the output voltage reflected to the primary (V_{RO}) are imposed on the MOSFET and the maximum nominal voltage across MOSFET (V_{DS}^{nom}) is given as

$$V_{DS}^{nom} = V_{DC}^{max} + V_{RO} \quad (5)$$





Figure 4. The typical waveform of MOSFET drain voltage



开始 文档 1 - Microsoft Word FAIRCHILD SEMICONDUCTOR

SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the transformer primary side inductance (L_m)

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

(4) STEP-4 : Determine the transformer primary side inductance (L_m)

Figure 5 shows the typical waveforms of MOSFET drain current, secondary diode current and the MOSFET drain voltage of a Quasi-resonant converter. During T_{OFF} , the current flows through the secondary side rectifier diode and the MOSFET drain voltage is clamped at ($V_{DC} + V_{RO}$). When the secondary side current reduces to zero, the drain voltage begins to drop by the resonance between the effective output capacitor of the MOSFET and the primary side inductance (L_m).

In order to minimize the switching loss, the FSCQ-series is designed to turn off the MOSFET when the drain voltage reaches its minimum voltage.





Figure 5. Typical waveforms of Quasi-resonant converter



开始 文档 1 - Microsoft Word FAIRCHILD SEMICONDUCTOR

SMPS Design Toolkit 1.4

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Choose the proper FPS considering input power and peak drain current

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(5) STEP-5 : Choose the proper FPS considering input power and peak drain current.

With the resulting maximum peak drain current of the MOSFET ($I_{ds,peak}$) from equation (7), choose the proper FPS whose the pulse-by-pulse current limit level (I_{lim}) is higher than $I_{ds,peak}$. Since FPS has + 12% tolerance.

Design Assistant

Initial Parameters
Maximum peak drain current ($I_{ds,peak}$) 4.05 A

Input Parameters
FPS™ Reference FSCQ0765RT Typical current limit (I_{lim}) 5 A

Output Parameters
Minimum I_{lim} considering tolerance of 12% 4.4 A

Device Selection Table

Device	Green Mode	HV-FET Rating (V)	I Peak Limit (A)	Pin max (W)	Switching Frequency	Rating (mA)	Over Load	Over Current	Over Voltage	Thermal soft start	Soft Start	selected devices	
FSCQ0765RT	Y	850	5	100	130	ORC	1.6	A/R	A/R	A/R	A/R	Y	T0220F-51
FSCQ1265RT	Y	850	7	170	200	ORC	0.9	A/R	A/R	A/R	A/R	Y	T0220F-51
FSCQ1565RP	Y	850	11.5	250	300	ORC	0.55	A/R	A/R	A/R	A/R	Y	T03PF-71
FSCQ0165RT	Y	850	8	200	230	ORC	0.65	A/R	A/R	A/R	A/R	Y	T0220F-51

FAIRCHILD SEMICONDUCTOR

SMPS Design Toolkit 1.4

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the proper core and the minimum primary turns

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(6) STEP-6 : Determine the proper core and the minimum primary turns.

Table 2 shows the commonly used cores for C-TV application for different output powers. With the chosen core, the minimum number of turns for the transformer primary side to avoid the core saturation in normal operation is given by

$$N_p^{\min} = \frac{L_m}{\Delta B \cdot A_e} \cdot 10^6 \quad (\text{turns}) \quad (10)$$

Design Assistant

Input Parameters
Saturation flux density (B_{sat}) 0.38 T Max flux density swing (ΔB) 0.30 T

Output Parameters
Cross sectional area of core (A_e) 103 mm² Minimum primary turns (N_p^{\min}) 64 t

Core Selection

EE EI EER EPC Specific Core Enter your parameters

Core AI (nH.T²) Ae Aw Selected window area

EE35 2400 109 235.6

Figure 6. Window area and cross sectional area

Figure 7. Typical B-H characteristics of ferrite core TDK PC40



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the number of turns for each output.

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(7) STEP-7 : Determine the number of turns for each output and Vcc auxiliary circuit

Figure 8 shows the simplified diagram of the transformer. It is assumed that V_{o1} is the reference output that is regulated by the feedback control in normal operation. It is also assumed that linear regulator is connected to V_{o2} to supply a stable voltage for MCU.

First, calculate the turns ratio (n) between the primary winding and reference output (V_{o1}) winding as a reference.

Ultra Fast Recovery Diode

Table2. Fairchild diode quick selection table

Products	$V_{FPM}(V)$	$I_F(A)$	$V_F(V)$	$T_{r(nS)}$	Package
UF4001	50	1	1	50	DO-41
UF4002	100	1	1	50	DO-41
UF4003	200	1	1	50	DO-41
UF4004	400	1	1	50	DO-41
UF4005	600	1	1.7	50	DO-41
UF4006	800	1	1.7	50	DO-41

Figure 8. Simplified diagram of the transformer

Design Assistant

Initial Parameters
Minimum primary turns (N_p^{\min}) **64**
Outputs $V_o(n)$ V **125** 1st **24** 2nd **18** 3rd **12** 4th **1**

Input Parameters
diode D_a 1st **1.2** 2nd **1.2** 3rd **1.2** 4th **1.2**

Choose # of turns for 1st output **64**

Output Parameters
(Individual Windings option)
Ungapped AL value (AL) **2400 nH/T²**
of turns t 1st **20** 2nd **13** 3rd **10** 4th **7**
 V_a normal V **37.7** 125 **24.43** 18.52 **12.6**
% error **0** **1.8** **2.9** **5**
Gap length (G); center pole gap **1.034 mm** Primary turns (N_p) **64** t

Stby mode
 $V_{o2\text{stby}}$ **8 V** Kdrop **0.365**
 $V_{a\text{stby}}$ **13 V**

Vcc drop resistor calculations
 I_{op} **6 mA** I_{cc} **9 mA** at f_s **90 kHz**
 C_{iss} **1840 pF** R_{CC} **1.5 kΩ** must be < **2.19k**
 V_Z **18 V** $P_a =$ **259 mW**

FAIRCHILD SEMICONDUCTOR

SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the startup resistor

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(8) STEP-8 : Determine the startup resistor

Figure 11 shows the typical circuit of Vcc winding for FSCQ-series. Initially, FPS consumes only startup current (max 50μA) before it begins switching. Therefore, the current supplied through the startup resistor (R_{start}) can charge the capacitors C_{a1} and C_{a2} while supplying startup current to FPS. When Vcc reaches start voltage of 15V (VSTART), FPS begins switching, and the current consumed by FPS increases. Then, the current required by FPS is supplied from the transformer auxiliary winding.

Startup resistor (R_{start}) - The average of the minimum current supplied

Design Assistant

Input Parameters
Maximum startup current of FPS (I_{start}) **50 μA**
Startup resistor (R_{start}) (must be < **20k**) **240 kΩ**
Effective Vcc capacitor (C_e) **20 μF**

Output Parameters
Maximum dissipation in startup resistor **132 mW** (at $V_{line}^{max} = 26V$)
Maximum startup time (T_{start}^{max}) **3.8 S** (at $V_{line}^{min} = 89V$)

FAIRCHILD SEMICONDUCTOR

AC line

Figure 11. Startup resistor and Vcc auxiliary circuit

SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Determine the wire ϕ for each winding based on the rms current of each output

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(9) STEP-9 : Determine the wire diameter for each winding based on the RMS current of each output.

The RMS current of the n-th secondary winding is obtained as

$$I_{sec(n)}^{rms} = I_{ds}^{rms} \sqrt{\frac{1 - D_{max}}{D_{max}}} \cdot \frac{V_{RO} \cdot K_{L(n)}}{(V_{o(n)} + V_{F(n)})} \quad (25)$$

Specific Core Enter your parameters

EE EI EER EPC

Core	AI (nH.T ²)	Ae	Aw
EER35	2400	109	235.6

Selected window area

Design Assistant

Initial Parameters

Primary	Vcc	Outputs	V _{o(n)}	1st	2nd	3rd	4th
# of turns(t)	64	37.7	125	24	18	12	
	20		64	13	10	7	

Input Parameters

Primary Winding	Vcc	1st	2nd	3rd	4th	
Wire ϕ (mm ²)	0.6	0.3	0.5	0.4	0.4	0.5
Strands	1	1	1	2	2	2

Fill factor (K_f) 0.2

Output Parameters

Primary Winding	Vcc	1st	2nd	3rd	4th	
I _{D(n)} ^{rms} A	1.73	0.1	0.94	1.14	1.12	2.17
A/mm ²	6.12	1.41	4.79	4.54	4.48	5.53
Cu area	18.1	1.41	12.57	3.27	2.51	2.75

Copper area (A_c) 40.61 mm² Required window area (A_{wr}) 203 mm²



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™) Exit

Choose the proper rectifier diode in the secondary side based on the voltage and current ratings

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(10) STEP-10 : Choose the proper rectifier diode in the secondary side based on the voltage and current ratings.

The maximum reverse voltage and the rms current of the rectifier diode ($D_{R(n)}$) of the n-th output are obtained, respectively as

$$V_{D(n)} = V_{o(n)} + \frac{V_{DC}^{max} (V_{o(n)} + V_{F(n)})}{V_{RO}} \quad (27)$$

Design Assistant

Initial Parameters

Vcc	1st	2nd	3rd	4th	
V _{o(real)} (V)	37.7	125	24.43	18.52	12.6
% error	0	1.8	2.9	4	

Input Parameters

V _{F(n)} (V)	1.2	1.2	1.2	1.2
-----------------------	-----	-----	-----	-----

Output Parameters

Vcc	1st	2nd	3rd	4th	
V _{D(n)} (V)	153	500	101	77	54
I _{D(n)} ^{rms} (A)	0.1	0.94	1.14	1.12	2.17
Pd (W)	0.12	1.13	1.37	1.34	2.6

IN4937 EGP200 EGP20J EGP200 EGP200

Fairchild diode references



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™)

Determine the output capacitor considering the voltage and current ripple.

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(11) STEP-11 : Determine the output capacitor considering the voltage and current ripple.

The ripple current of the n-th output capacitor ($C_{o(n)}$) is obtained as

$$I_{cap(n)}^{rms} = \sqrt{(I_{D(n)}^{rms})^2 - I_{o(n)}^2} \quad (31)$$

where $I_{D(n)}$ is the load current of the n-th output and $I_{o(n)}^{rms}$ is specified in

Design Assistant

Input Parameters				
Output Voltage	125	24	18	12
1st	100	1000	1000	1000
2nd				
3rd				
4th				
Output Capacitor(μ F)	100	1000	1000	1000
ESR Output Capacitor(mΩ)	100	100	100	100

Output Parameters					
1st	2nd	3rd	4th		
Capacitor ripple current (A)	0.85	1.02	1	1.93	
Capacitor ripple voltage(V)	0.33	0.3	0.3	0.58	
Capacitor ripple voltage(%)	0.3	1.2	1.7	4.8	



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™)

Design the synchronization network

INTRODUCTION STEP1 STEP2 STEP3 STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2

(12) STEP-12 : Design the synchronization network.

FSCQ-series employs a Quasi-resonant switching technique to minimize the switching noise and loss. In this technique, a capacitor (C_o) is added between the MOSFET drain and source as shown in Figure 12. The basic waveforms of a Quasi-resonant converter are shown in Figure 13. The external capacitor lowers the rising slope of drain voltage and therefore reduces the EMI caused by the MOSFET turn-off. In order to minimize the MOS-FET switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value as shown in Figure 13.

Design Assistant

Input Parameters		Output Parameters	
$V_{sync,pk}$	9 V	R_{sy2}	0.47 KΩ
R_{sy1}	1.5 KΩ	Output Capacitance (C_r)	0.94 nF
		Sync capacitor (C_{sy})	3.94 nF

Figure 13. Synchronization waveforms

Figure 12. Synchronization circuit



Figure 14. Typical feedback circuit to drop output voltage in standby mode




Figure 15. burst operation waveforms



The screenshot shows the SMPS Design Toolkit 1.4 software interface. At the top, there are tabs for 'Magnetics Overview', 'AC-DC Topologies', 'PWM Controllers', 'FPS Portfolio', 'FPS Flyback Design Assistant', and 'FPS QRC Design Assistant'. Below these are buttons for 'Load file' (qrctypical.fps), 'Save file', and 'Exit'. The main title is 'Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™)'. A navigation bar below the title has buttons for 'INTRODUCTION', 'STEP1', 'STEP2', 'STEP3', 'STEP4', 'STEP5', 'STEP6', 'STEP7', 'STEP8', 'STEP9', 'STEP10', 'STEP11', 'STEP12', 'STEP13', 'STEP14-1', and 'STEP14-2'. A legend at the bottom indicates: Primary side (green), FPS™ (yellow), Annex circuits (grey), Transformer (orange), Secondary side (blue), and Compensation (red). The central area contains a 'Design Assistant' panel with 'Input Parameters' and 'Output Parameters' sections, along with Bode plots for Gain and Phase. A schematic diagram of the converter circuit is also visible.

Figure 42. Control Block Diagram



SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™)

Design the feedback loop

STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2 STEP14-3 STEP14-4 STEP14-5 DESIGN SUMMARY

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

Since FSCQ-series employs current mode control as shown in figure 16, the feedback loop can be simply implemented with a one-pole and one-zero compensation circuit. The current control factor of FPS, K is defined as

$$K = \frac{I_{pk}}{V_{FB}} = \frac{I_{LIM}}{V_{FBsat}} \quad (38)$$

Design Assistant

Input Parameters

- Opto coupler resistor RD **10 KΩ**
- KA431 bias resistor Rbias **10 KΩ**
- Voltage divider resistors R1 **100 KΩ**, R2 **2.04 KΩ**
- Feedback resistor RF **39 KΩ**
- Feedback pin capacitor CB **47 nF**
- Feedback capacitor CF **22 nF**

Output Parameters

- Control-to-output DC gain **49.94**
- Control-to-output zero **15915 Hz**
- Control-to-output RHP zero **21638 Hz**
- Control-to-output pole **13 Hz**
- Feedback integrator gain (fi) **20 Hz**
- Feedback zero (fz) **185 Hz**
- Feedback pole (fp) **1209 Hz**

Gain Bode plot

Phase Bode plot

Figure 12. Control Block Diagram

FAIRCHILD SEMICONDUCTOR

SMPS Design Toolkit 1.4

Magnetics Overview AC-DC Topologies PWM Controllers FPS Portfolio FPS Flyback Design Assistant FPS QRC Design Assistant

Load file Save file qrctypical.fps Design Assistant for Off-line Quasi-resonant converter using FSCQ-series Fairchild Power Switch (FPS™)

Design the feedback loop - QRC vs Input voltage

STEP4 STEP5 STEP6 STEP7 STEP8 STEP9 STEP10 STEP11 STEP12 STEP13 STEP14-1 STEP14-2 STEP14-3 STEP14-4 STEP14-5 DESIGN SUMMARY

Primary side FPS™ Annex circuits Transformer Secondary side Compensation

Figure 17 shows the variation of a Quasi-resonant flyback converter control-to-output transfer function for different input voltages. This figure shows the system poles and zeros together with the DC gain change for different input voltages. The gain is highest at the high input voltage condition and the RHP zero is lowest at the low input voltage condition.

Design Assistant

Input Parameters

- Opto coupler resistor RD **10 KΩ**
- KA431 bias resistor Rbias **10 KΩ**
- Voltage divider resistors R1 **100 KΩ**, R2 **2.04 KΩ**
- Feedback resistor RF **39 KΩ**
- Feedback pin capacitor CB **47 nF**
- Feedback capacitor CF **22 nF**

Output Parameters

- Control-to-output DC gain **49.94**
- Control-to-output zero **15915 Hz**
- Control-to-output RHP zero **21638 Hz**
- Control-to-output pole **13 Hz**
- Feedback integrator gain (fi) **20 Hz**
- Feedback zero (fz) **185 Hz**
- Feedback pole (fp) **1209 Hz**

Gain Bode plot

Phase Bode plot

Figure 17. QR flyback converter control-to-output transfer function variation for different input voltages

FAIRCHILD SEMICONDUCTOR



