

# **Complementary Switch FET Drivers**

### FEATURES


- Single Input (PWM and TTL Compatible)
- High Current Power FET Driver, 1.0A Source/2A Sink
- Auxiliary Output FET Driver, 0.5A Source/1A Sink
- Time Delays Between Power and Auxiliary Outputs Independently Programmable from 50ns to 500ns
- Time Delay or True Zero-Voltage Operation Independently Configurable for Each Output
- Switching Frequency to 1MHz
- Typical 50ns Propagation Delays
- ENBL Pin Activates 220µA Sleep Mode
- Power Output is Active Low in Sleep Mode
- Synchronous Rectifier Driver

#### **BLOCK DIAGRAM**

## DESCRIPTION

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.



SLUS170A - FEBRUARY 1999 - REVISED JANUARY 2002

## UC1714/5 UC2714/5 UC3714/5


### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Vcc	V
continuous–200mA	
peak1A	A
Power Driver IOL	
continuous	۱A
peak2A	<u>2</u> A
Auxiliary Driver IOH	
continuous–100mA	۱A
peak	۱A
Auxiliary Driver IOL	
continuous	۱A
peak1A	Α
•	

**Note 1:** Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals.

**Note 2**: Consult Packaging Section of databook for thermal limitations and specifications of packages.

### **CONNECTION DIAGRAMS**



SOIC-16 (Top View) DP Package							
N/C 1	16 ENBL						
Vcc 2	15 T1						
PWR 3	14 INPUT						
GND 4	13 GND						
GND 5	12 GND						
AUX 6	11 T2						
N/C 7	10 N/C						
N/C 8	9 N/C						
	•						

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated,  $V_{CC} = 15V$ , ENBL  $\geq 2V$ ,  $R_T 1 = 100k\Omega$  from T1 to GND,  $R_T 2 = 100k\Omega$  from T2 to GND, and  $-55^{\circ}C < T_A < 125^{\circ}C$  for the UC1714/5,  $-40^{\circ}C < T_A < 85^{\circ}C$  for the UC2714/5, and  $0^{\circ}C < T_A < 70^{\circ}C$  for the UC3714/5,  $T_A = T_J$ .

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Overall					-
V <sub>CC</sub>		7		20	V
I <sub>CC</sub> , nominal	ENBL = 2.0V		18	24	mA
I <sub>CC</sub> , sleep mode	ENBL = 0.8V		200	300	μA
Power Driver (PWR)					
Pre Turn-on PWR Output, Low	$V_{CC} = 0V$ , $I_{OUT} = 10mA$ , ENBL $\circledast 0.8V$		0.3	1.6	V
PWR Output Low, Sat. (VPWR)	$INPUT = 0.8V, I_{OUT} = 40mA$		0.3	0.8	V
	$INPUT = 0.8V, I_{OUT} = 400mA$		2.1	2.8	V
PWR Output High, Sat. (V <sub>CC</sub> – V <sub>PWR</sub> )	$INPUT = 2.0V, I_{OUT} = -20mA$		2.1	3	V
	$INPUT = 2.0V, I_{OUT} = -200mA$		2.3	3	V
Rise Time	C <sub>L</sub> = 2200pF		30	60	ns
Fall Time	C <sub>L</sub> = 2200pF		25	60	ns
T1 Delay, AUX to PWR	INPUT rising edge, $R_T 1 = 10 k\Omega$ (Note 4)	20	35	80	ns
T1 Delay, AUX to PWR	INPUT rising edge, $R_T 1 = 100 k\Omega$ (Note 4)	350	500	700	ns
PWR Prop Delay	INPUT falling edge, 50% (Note 3)		35	100	ns

#### UC1714/5 UC2714/5 UC3714/5

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated,  $V_{CC} = 15V$ , ENBL  $\geq 2V$ ,  $R_T 1 = 100k\Omega$  from T1 to GND,  $R_T 2 = 100k\Omega$  from T2 to GND, and  $-55^{\circ}C < T_A < 125^{\circ}C$  for the UC1714/5,  $-40^{\circ}C < T_A < 85^{\circ}C$  for the UC2714/5, and  $0^{\circ}C < T_A < 70^{\circ}C$  for the UC3714/5,  $T_A = T_J$ .

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Auxiliary Driver (AUX)					
AUX Output Low, Sat (V <sub>AUX</sub> )	$V_{IN} = 2.0V, I_{OUT} = 20mA$		0.3	0.8	V
	V <sub>IN</sub> = 2.0V, I <sub>OUT</sub> = 200mA		1.8	2.6	V
AUX Output High, Sat $(V_{CC} - V_{AUX})$	High, Sat $(V_{CC} - V_{AUX})$ $V_{IN} = 0.8V$ , $I_{OUT} = -10mA$				V
	$V_{IN} = 0.8V, I_{OUT} = -100mA$		2.3	3.0	V
Rise Time	$C_{L} = 1000 pF$		45	60	ns
Fall Time	$C_L = 1000 pF$		30	60	ns
T2 Delay, PWR to AUX	INPUT falling edge, $R_T 2 = 10 k\Omega$ (Note 4)	20	50	80	ns
T2 Delay, PWR to AUX	INPUT falling edge, $R_T 2 = 100 k\Omega$ (Note 4)	250	350	550	ns
AUX Prop Delay	INPUT rising edge, 50% (Note 3)		35	80	ns
Enable (ENBL)					
Input Threshold		0.8	1.2	2.0	V
Input Current, Iн	ENBL = 15V		1	10	μA
Input Current, Iι∟	ENBL = 0V		-1	-10	μA
T1					
Current Limit	T1 = 0V		-1.6	-2	mA
Nominal Voltage at T1		2.7	3	3.3	V
Minimum T1 Delay	T1 = 2.5V, (Note 4)		40	70	ns
T2					
Current Limit	T2 = 0V		-1.2	-2	mA
Nominal Voltage at T2		2.7	3	3.3	V
Minumum T2 Delay	T2 = 2.5V, (Note 4)		50	100	ns
Input (INPUT)					
Input Threshold		0.8	1.4	2.0	V
Input Current, I <sub>IH</sub>	INPUT = 15V		1	10	μA
Input Current, IIL	INPUT = 0V		-5	-20	μA

**Note 3:** Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.

**Note 4:** T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

#### **PIN DESCRIPTIONS**

**AUX:** The AUX switches immediately at INPUT's rising edge but waits through the T2 delay after INPUT's falling edge before switching. AUX is capable of sourcing 0.5A and sinking 1.0A of drive current. See the Time Relationships diagram below for the difference between the UC1714 and UC1715 for INPUT, MAIN, and AUX. During sleep mode, AUX is inactive with a high impedance.

**ENBL:** The ENBL input switches at TTL logic levels (approximately 1.2V), and its input range is from 0V to 20V.

The ENBL input will place the device into sleep mode when it is a logical low. The current into Vcc during the sleep mode is typically 220µA.

**GND:** This is the reference pin for all input voltages and the return point for all device currents. It carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.

#### **PIN DESCRIPTIONS (cont.)**

**INPUT:** The input switches at TTL logic levels (approximately 1.4V) but the allowable range is from 0V to 20V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output.

It should be noted that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.


**PWR:** The PWR output waits for the T1 delay after the INPUT's rising edge before switching on, but switches off immediately at INPUT's falling edge (neglecting propagation delays). This output is capable of sourcing 1A and sinking 2A of peak gate drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL  $\geq$  0.8V regardless of VCC's voltage.

**T1:** A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on. **T2:** This pin functions in the same way as T1 but controls the time delay between PWR turn-off and activation of the AUX switch.


**T1, T2:** The resistor on each of these pins sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at each pin is 3V and the current is internally limited to 1mA. The total delay from INPUT to each output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.

Either or both pins can alternatively be used for voltage sensing in lieu of delay programming. This is done by pulling the timer pins below their nominal voltage level which immediately activates the timer output.

**VCC:** The  $V_{CC}$  input range is from 7V to 20V. This pin should be bypassed with a capacitor to GND consistent with peak load current demands.




#### TYPICAL CHARACTERISTICS




T1 Delay, T2 Delay vs. RT

UC1714/5 UC2714/5 UC3714/5


#### **TYPICAL CHARACTERISTICS (cont.)**




 $I_{CC}$  vs Switching Frequency with No Load and 50% Duty Cycle  $R_T 1 = R_T 2 = 50k$ 



T1 Deadband vs. Temperature AUX to PWR



 $I_{CC}$  vs  $R_T$  with Opposite  $R_T = 50k$ 



T2 Deadband vs. Temperature PWR to AUX




Figure 1. Typical application with timed delays.

Figure 2. Using the timer input for zero-voltage sensing.

## TYPICAL APPLICATIONS

### **TYPICAL APPLICATIONS (cont.)**




Figure 3. Self-actuated sleep mode with the absence of an input PWM signal. Wake up occurs with the first pulse while turn-off is determined by the (RTO CTO) time constant.




Figure 4. Using the UC1715 as a complementary synchronous rectifier switch driver with n-channel FETs




Figure 5. Synchronous rectifier application with a charge pump to drive the high-side n-channel buck switch.  $V_{IN}$  is limited to 10V as  $V_{CC}$  will rise to approximately  $2V_{IN}$ .

## **TYPICAL APPLICATIONS (cont.)**




Figure 6. Typical forward converter topology with active reset provided by the UC1714 driving an N-channel switch (Q1) and a P-channel auxilliary switch (Q2).




Figure 7. Using an N-channel active reset switch with a floating drive command.

26-Jul-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
UC1714J	OBSOLETE	CDIP	J	8		TBD	Call TI	Call TI
UC1715J	OBSOLETE	CDIP	J	8		TBD	Call TI	Call TI
UC1715J883B	OBSOLETE	CDIP	J	8		TBD	Call TI	Call TI
UC2714D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2714DP	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2714DPTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2714DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2714DTRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UC2714N	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC2715D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2715DP	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2715DPTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2715DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC2715N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3714D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3714DP	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3714DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3714DTRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UC3714N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3715D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3715DP	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3715DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UC3715DTRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
UC3715N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NC-NC-NC
UC3715NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-NA-NA-NA

<sup>(1)</sup> The marketing status values are defined as follows:





**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated