# **DatasheetArchive.**....

#### **Request For Quotation**

Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative will respond to you with price and availability.

**Request For Quotation** 

Your free datasheet starts on the next page.

More datasheets and data books are available from our homepage: http://www.datasheetarchive.com





# High Speed PWM Controller

## FEATURES

- Compatible with Voltage or Current Mode Topologies
- Practical Operation Switching Frequencies to 1MHz
- 50ns Propagation Delay to Output
- High Current Dual Totem Pole Outputs (1.5A Peak)
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start / Max. Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Low Start Up Current (1.1mA)
- Trimmed Bandgap Reference (5.1V ±1%)

#### fier threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800mV of hysteresis assures low start up current. During under-voltage lockout, the outputs

are high impedance.

DESCRIPTION

feed-forward.

These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.

The UC1825 family of PWM control ICs is optimized for high fre-


quency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators

and logic circuitry while maximizing bandwidth and slew rate of the

error amplifier. This controller is designed for use in either current-

mode or voltage mode systems with the capability for input voltage

Protection circuitry includes a current limit comparator with a 1V



## BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS (Note 1)	CONNECTION DIAGRAM	UC IS	C3825
Supply Voltage (Pins 13, 15)	DIL-16 (Top View) J Or N Package	16 VREF 5.1V	
(Pin 8, 9)-0.3V to 6VClock Output Current (Pin 4)-5mAError Amplifier Output Current (Pin 3)5mASoft Start Sink Current (Pin 8)20mAOscillator Charging Current (Pin 5)-5mA	NI 2 E/A Out 3 Clock 4 RT 5 CT 6	15 VCC 14 Out B 13 VC 12 Pwr Gnd 11 Out A	
Power Dissipation	Ramp 7 Soft Start 8	10 Gnd 9 ILIM/SD	
DIL-16 package. Note 3: Consult Unitrode Integrated Circuit Databook for ther- mal limitations and considerations of package. SOIC-16 (Top View) DW Package	PLCC-20 & LCC-20 (Top View) Q & L Packages	N/C INV NI E/A Out Clock	ON IN 2 3 4 5 6
INV 1 INV 1 16 VREF5.1V NI 2 E/A Out 3 14 Out B Clock 4 13 Vc RT 5 12 Pwr Gnd CT 6 11 Out A Ramp 7 10 Gnd Soft Start 8 9 ILIM/SD	3 2 1 20 19   4 18   5 17   6 16   7 15   8 14   9 10 11 12 13	RT   CT   S     CT   S   Ramp   S     Soft Start   1   N/C   1     ILIM/SD   1   Gnd   1     Out A   1   1   1     Pwr Gnd   1   1   1     N/C   1   1   1     Out A   1   1   1     Vc   1   1   1     Vc   1   1   1     Vc   1   1   1     Vc   1   1   1	0 7 8 9 0 1 2 3 4 5 6 7 7 8 9 20

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for , RT = 3.65k, CT = 1nF, Vcc = 15V, -55°C<TA<125°C for the UC1825, -40°C<TA<85°C for the UC2825, and 0°C<TA<70°C for the UC3825, TA=TJ.

PARAMETERS	TEST CONDITIONS		UC1825 UC2825			UC3825		
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Reference Section								
Output Voltage	$T_J = 25^{\circ}C$ , $I_O = 1mA$	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	10V < Vcc < 30V		2	20		2	20	mV
Load Regulation	1mA < Io < 10mA		5	20		5	20	mV
Temperature Stability*	TMIN < TA < TMAX		0.2	0.4		0.2	0.4	mV/°C
Total Output Variation*	Line, Load, Temperature	5.00		5.20	4.95		5.25	V
Output Noise Voltage*	10Hz < f < 10kHz		50			50		μV
Long Term Stability*	TJ = 125°C, 1000hrs.		5	25		5	25	mV
Short Circuit Current	VREF = 0V	-15	-50	-100	-15	-50	-100	mA
Oscillator Section								
Initial Accuracy*	$T_J = 25^{\circ}C$	360	400	440	360	400	440	kHz
Voltage Stability*	10V < Vcc < 30V		0.2	2		0.2	2	%
Temperature Stability*	TMIN < TA < TMAX		5			5		%
Total Variation*	Line, Temperature	340		460	340		460	kHz

# ELECTRICAL CHARACTERISTICS (cont.)

Unless otherwise stated, these specifications apply for , RT = 3.65k, CT = 1nF, Vcc = 15V,  $-55^{\circ}C < TA < 125^{\circ}C$  for the UC1825,  $-40^{\circ}C < TA < 85^{\circ}C$  for the UC2825, and  $0^{\circ}C < TA < 70^{\circ}C$  for the UC3825, TA = TJ.


PARAMETERS	TEST CONDITIONS	UC1825 UC2825			UC3825			
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Oscillator Section (cont.)								
Clock Out High		3.9	4.5		3.9	4.5		V
Clock Out Low			2.3	2.9		2.3	2.9	V
Ramp Peak*		2.6	2.8	3.0	2.6	2.8	3.0	V
Ramp Valley*		0.7	1.0	1.25	0.7	1.0	1.25	V
Ramp Valley to Peak*		1.6	1.8	2.0	1.6	1.8	2.0	V
Error Amplifier Section								
Input Offset Voltage				10			15	mV
Input Bias Current			0.6	3		0.6	3	μA
Input Offset Current			0.1	1		0.1	1	μA
Open Loop Gain	1V < Vo < 4V	60	95		60	95		dB
CMRR	1.5V < Vсм < 5.5V	75	95		75	95		dB
PSRR	10V < Vcc < 30V	85	110		85	110		dB
Output Sink Current	VPIN 3 = 1V	1	2.5	1	1	2.5		mA
Output Source Current	VPIN 3 = 4V	-0.5	-1.3		-0.5	-1.3		mA
Output High Voltage	IPIN 3 = -0.5mA	4.0	4.7	5.0	4.0	4.7	5.0	V
Output Low Voltage	IPIN 3 = 1mA	0	0.5	1.0	0	0.5	1.0	V
Unity Gain Bandwidth*		3	5.5		3	5.5		MHz
Slew Rate*		6	12		6	12		V/µs
PWM Comparator Section			•	•	•			•
Pin 7 Bias Current	$V_{PIN 7} = 0V$		-1	-5		-1	-5	μA
Duty Cycle Range		0		80	0		85	. %
Pin 3 Zero DC Threshold	$V_{PIN 7} = 0V$	1.1	1.25		1.1	1.25		V
Delay to Output*			50	80		50	80	ns
Soft-Start Section			•	•	•			•
Charge Current	VPIN 8 = 0.5V	3	9	20	3	9	20	μA
Discharge Current	VPIN 8 = 1V	1			1			mA
Current Limit / Shutdown Se	ction		•	•	•			•
Pin 9 Bias Current	0 < VPIN 9 < 4V			15			10	μA
Current Limit Threshold		0.9	1.0	1.1	0.9	1.0	1.1	·V
Shutdown Threshold		1.25	1.40	1.55	1.25	1.40	1.55	V
Delay to Output			50	80		50	80	ns
Output Section			1					
Output Low Level	IOUT = 20mA		0.25	0.40		0.25	0.40	V
•	IOUT = 200mA		1.2	2.2		1.2	2.2	V
Output High Level	IOUT = -20mA	13.0	13.5		13.0	13.5		V
	IOUT = -200mA	12.0	13.0		12.0	13.0		V
Collector Leakage	Vc = 30V		100	500	-	10	500	μA
Rise/Fall Time*	CL = 1nF	1	30	60		30	60	ns
Under-Voltage Lockout Sect								
Start Threshold		8.8	9.2	9.6	8.8	9.2	9.6	V
UVLO Hysteresis		0.4	0.8	1.2	0.4	0.8	1.2	V
Supply Current Section	•		4 -					
Start Up Current	Vcc = 8V		1.1	2.5		1.1	2.5	mA

\* This parameter not 100% tested in production but guaranteed by design.


#### **Printed Circuit Board Layout Considerations**

High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC1825 follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the output pin will serve this purpose. 3) Bypass VCC, VC, and VREF. Use  $0.1\mu$ F monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the timing capacitor, CT, like a bypass capacitor.

#### **Error Amplifier Circuit**




#### **PWM Applications**




### **Oscillator Circuit**


## UC1825 UC2825 UC3825



## **Synchronized Operation**




#### Forward Technique for Off-Line Voltage Mode Application




#### **Constant Volt-Second Clamp Circuit**


The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, RT and CR are chosen so that the ramp at Pin 9 crosses the 1V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.




#### **Output Section**



#### **Open Loop Laboratory Test Fixture**



Design Example: 50W, 48V to 5V DC to DC Converter - 1.5MHz Clock Frequency



UNITRODE CORPORATION 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. (603) 424-2410 • FAX (603) 424-3460

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated