

### **FEATURES OVERVIEW**

- Interleaved PFC/PWM switching
- Green mode PFC and PWM operation
- Low-operating current
- Innovative *Switching-Charge*® multiplier-divider
- Multi-vector control for improved PFC output transient response
- Average-current-mode for input-current shaping
- PFC over-voltage and under-voltage protections
- PFC and PWM feedback open-loop protection
- Cycle-by-cycle current limiting for PFC/PWM
- Slope compensation for PWM
- Programmable PWM maximum duty cycle
- Power on sequence control and soft-start
- Brownout protection

## **APPLICATIONS**

Switch mode Power Suppliers with Active PFC

Servo System Power Supplies

PC-ATX Power Supplies

### DESCRIPTION

The highly integrated SG6931 is specially designed for power supplies consist of boost PFC and Forward PWM.

It requires very few external components to achieve green-mode operation and versatile protections/compensation. It is available in 20-pin DIP and SOP packages.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light load, the switching frequency is continuously decreased to reduce power consumption.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, SG6931 will shut off to prevent extra-high voltage on output.

For the Forward PWM stage, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Hiccup operation during output overloading is guaranteed. The soft start and programmable maximum duty cycle ensure safe operation.

In addition, SG6931 provides complete protection functions such as brownout protection and RI open/short protection.

# TYPICAL APPLICATION





#### SG6931

### MARKING DIAGRAMS



T: D = DIP, S = SOP
P: Z = Lead Free + ROHS
Compatible
XXXXXXXXX: Wafer Lot
Y: Year; WW: Week
V: Assembly Location

### **PIN CONFIGURATION**



### **ORDERING INFORMATION**

Part Number	Package
SG6931DZ	20-pin PDIP (Lead Free)
SG6931SZ	20-pin SOP (Lead Free)

### **PIN DESCRIPTIONS**

Name	Pin No.	Туре	Function
VRMS	1	Line-Voltage Detection	Line voltage detection. The pin is used for PFC multiplier and brownout protection.
RI	2	Oscillator Setting	Reference setting. One resistor connected between RI and ground determines the switching frequency. A resistor having a resistance between $12k \sim 47k\Omega$ is recommended. The switching frequency is equal to [1560 / RI] kHz, where RI is in $k\Omega$ . For example, if RI is equal to $24k\Omega$ , then the switching frequency will be 65 kHz.
ΟΤΡ	3	Over Temperature Protection	This pin provides an over temperature protection. A constant current is output from this pin. If RI is equal to $24k\Omega$ , then the magnitude of the constant current will be 100uA. An external NTC thermistor must be connected from this pin to ground. The impedance of the NTC thermistor decreases whenever the temperature increases. Once the voltage of the OTP pin drops below the OTP threshold, the SG6931 will be shutdown.
IEA	4	Output of PFC Current Amplifier	This is the output of the PFC current amplifier. The signal from this pin will be compared with an internal saw-tooth and hence determine the pulse width for PFC gate drive.
IPFC	5	Inverting Input of PFC Current Amplifier	The inverting input of the PFC current amplifier. Proper external compensation circuits will result in excellent input power factor via average-current-mode control.
IMP	6	Non-inverting Input of PFC Current Amplifier and Output of Multiplier	The non-inverting input of the PFC current amplifier and also the output of multiplier. Proper external compensation circuits will result in excellent input power factor via average current mode control.



SG6931

ISENSE	7	Peak Current Limit Setting for PFC	The peak current limit setting for PFC.
FBPWM	8	PWM Feedback Input	The control input for voltage-loop feedback of PWM stage. It is internally pulled high through a 6.5 k $\Omega$ resistance. Usually an external opto-coupler from secondary feedback circuit is connected to this pin.
IPWM	9	PWM Current Sense	The current sense input for the PWM stage. Via a current sense resistor, this pin provides the control input for peak-current-mode control and cycle-by-cycle current limiting.
AGND	10	Ground	The signal ground.
M_DUTY	11	Maximum duty cycle of PWM stage	This input is used to determine the maximum duty cycle of the PWM stage. A constant current source 10uA (RI = $24k\Omega$ ) is output from this pin. Connecting a resistor from this pin to ground will generate a voltage V <sub>MD</sub> . The maximum duty cycle will be: M_DUTY (%) =[(V <sub>MD</sub> - 0.2V) ÷ 2.9V] x 100. The maximum duty cycle is clamped to 65%.
PGND	12	Ground	The power ground
OPWM	13	PWM Gate Drive	The totem pole output drive for PWM MOSFET. This pin is internally clamped under 18V to protect the MOSFET.
OPFC	14	PFC Gate Drive	The totem pole output drive for PFC MOSFET. This pin is internally clamped under 18V to protect the MOSFET.
VDD	15	Supply	The power supply pin. The threshold voltages for start-up and turn-off are 14V and 10V, respectively. The operating current is lower than 10mA.
SS	16	PWM Soft Start	During startup, the SS pin will charge an external capacitor with a 50uA constant current source. The voltage on FBPWM will be clamped by SS during startup. In the event of a protection condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.
OVPPFC	17	PFC over-voltage input	The over-voltage input of the PFC stage. The comparator will disable the PFC output driver if this input exceeds 3.25V. This pin can be connected to the FBPFC pin or it can be connected to the PFC boost output through a divider network. This pin provides an extra input for PFC over-voltage protection.
FBPFC	18	Voltage Feedback Input for PFC	The feedback input for PFC voltage loop. The inverting input of PFC error amp. This pin is connected to the PFC output through a divider network.
VEA	19	Error-Amp Output for PFC voltage feedback loop	The error-amp output for PFC voltage feedback loop. A compensation network (usually a capacitor) is connected between this pin and ground. A large capacitor value will result in a narrow bandwidth and hence improve the power factor.
IAC	20	Input AC Current	For normal operation, this input is used to provide current reference for the multiplier. The suggested maximum IAC is 360 uA.

Dec. 1, 2005



**Product Specification** 

SG6931

## **BLOCK DIAGRAM**





SG6931

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Test Conditions	Value	Value		
V <sub>DD</sub>	DC Supply Voltage*		25	25		
I <sub>AC</sub>	Input AC Current		2	2		
$V_{High}$	OPWM, OPFC, IAC		-0.5 to 25V		V	
V <sub>Low</sub>	Others		-0.5 to 7V		V	
PD	Power Dissipation	At T <sub>A</sub> <50℃	0.8	0.8		
TJ	Operating Junction Temperature		-40 to +125	-40 to +125		
T <sub>stg</sub>	Storage Temperature Range		-55 to +150	-55 to +150		
D	Thermal registeres (lunction to Case)		DIP	34.64	°C 11	
κ <sub>θj-C</sub>	mermanesistance (Junction to Case)		SOP	35.44	C/W	
т	Lood Tomporature (addering 10000)		DIP	260	°C	
1L	Lead Temperature (soldering Tosec)		SOP	230	C	
	ESD capability, HBM model		4.5		KV	
ESD	ESD capability, Machine model		250	250		

\*All voltage values, except differential voltages, are given with respect to the network ground terminal

## **RECOMMENDED OPERATING JUNCTOIN TEMPERATURE: -30°C~ 85°C\***

\* For proper operation

# ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=15V, T<sub>A</sub>=25°C UNLESS NOTED)

### **VDD** section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DD-OP</sub>	Continuously Operating Voltage				20	V
I <sub>DD ST</sub>	Start-Up Current	V <sub>TH(ON)</sub> – 0.16V		10	20	uA
I <sub>DD OP</sub>	Operating Current	V <sub>DD</sub> = 15V; OPFC, OPWM open		6	10	mA
V <sub>TH-ON</sub>	Start Threshold Voltage		13	14	15	V
$V_{DD-min}$	Min. Operating Voltage		9	10	11	V
V <sub>DD-OVP</sub>	VDD OVP1 (turn off PWM with delay)		23.5	24.5	25.5	V
TV <sub>DD-OVP</sub>	Delay time of VDD OVP1	RI= 24kΩ	8		25	uS

### **Oscillator & Green-Mode Operation**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RI</sub>	RI Voltage		1.176	1.2	1.224	V
Fosc	PWM frequency	RI= 24kΩ	62	65	68	KHz
F <sub>OSC-MINFREQ</sub>	Minimum frequency in green mode	RI= 24kΩ	18	20	22	KHz
RI	RI range		12		47	kΩ
RI <sub>OPEN</sub>	RI Pin Open Protection If RI> RI <sub>open</sub> , PWM will be turned off			200		kΩ
RI <sub>SHORT</sub>	RI Pin Short Protection If RI< RI <sub>short</sub> , PWM will be turned off			2		kΩ



### **VRMS for UVP**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>RMS-UVP-1</sub>	RMS AC Voltage Under-Voltage Threshold to turn off PFC (with T <sub>UVP</sub> delay) for UVP Mode1		0.75	0.8	0.85	V
V <sub>RMS-UVP-2</sub>	Recovery level on VRMS for UVP mode1		V <sub>RMS-UVP</sub> <sub>-1</sub> +0.17 V	V <sub>RMS-UVP</sub> <sub>-1</sub> +0.19 V	V <sub>RMS-UVP</sub> <sub>-1</sub> +0.21 V	v
T <sub>UVP</sub>	Under Voltage Protection Propagation Delay Time (No delay for startup)	RI= 24kΩ	150	195	240	mS

## **PFC stage**

# Voltage Error Amplifier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>REF</sub>	Reference Voltage		2.95	3	3.05	V
Av <sub>-PFC</sub>	Open-loop Gain			60		dB
Zo	Output Impedance			110		kΩ
OVP <sub>FBPFC</sub>	PFC Over-voltage-protection on OVP		3.2	3.25	3.3	V
$\triangle OVP_{FBPFC}$	PFC Feedback Voltage Protection Hysteresis		60	90	120	mV
V <sub>FBPFC-H</sub>	Clamp-High Feedback Voltage		3.1	3.15	3.2	V
G <sub>FBPFC-H</sub>	Clamp-High Gain			0.5		mA/ V
V <sub>FBPFC-L</sub>	Clamp-Low Feedback Voltage		2.75	2.85	2.9	V
G <sub>FBPFC-L</sub>	Clamp-Low Gain			6.5		uA/mV
IFBPFC-L.	Maximum Source Current		1.5	2		mA
I <sub>FBPFC-H</sub> .	Maximum Sink Current		70	110		uA
UVP <sub>VFB</sub>	PFC Feedback Under Voltage Protection		0.35	0.4	0.45	V
V <sub>FBHIGH</sub>	Output High Voltage on V <sub>EA</sub>		6	7	8	V
V <sub>RD-FBPFC</sub>	Voltage level on FBPFC to enable OPWM during startup		2.6	2.7	2.8	V
T <sub>UVP-PFC</sub>	Debouce time of PFC UVP		40	70	120	uS

# **Current Error Amplifier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>OFFSET</sub>	Input Offset Voltage ((-) > (+))			8		mV
Aı	Open-loop Gain			60		dB
BW	Unit Gain Bandwidth			1.5		MHz
CMRR	Common-mode Rejection Ratio	V <sub>CM</sub> = 0 ~ 1.5V		70		dB
V <sub>OUT-HIGH</sub>	Output High Voltage		3.2			V
V <sub>OUT-LOW</sub>	Output Low Voltage				0.2	V
I <sub>MR1</sub> , I <sub>MR2</sub>	Reference Current source	RI=24 kΩ (I <sub>MR</sub> =20+I <sub>RI</sub> *0.8)	50		70	uA
IL	Maximum Source Current			3		mA
I <sub>H</sub>	Maximum Sink Current			0.25		mA

# **Peak Current Limit**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l <sub>P</sub>	Constant Current Output	RI = 24kΩ	90	100	110	uA
V <sub>pk</sub>	Peak Current Limit Threshold Voltage Cycle-by-Cycle Limit (V <sub>sense</sub> < V <sub>pk</sub> )	VRMS=1.05V	0.15	0.2	0.25	V
		VRMS=3V	0.35	0.4	0.45	V



#### SG6931

T <sub>PD-PFC</sub>	Propagation Delay			200	nS
T <sub>BNK-PFC</sub>	Leading-Edge Blanking Time	270	350	450	nS

## **Multiplier**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>AC</sub>	Input AC Current	Multiplier linear range	0		360	uA
I <sub>MO-max</sub>	Maximum Multiplier Current Output;	RI=24 kΩ		230		uA
	Multiplier Current Output	V <sub>RMS</sub> =1.05V; I <sub>AC</sub> =90uA;	200	220	200	uA
IMO-1	(low-line, high-power)	VEA=7.5V;RI=24 kΩ	200	230	280	
	Multiplier Current Output	V <sub>RMS</sub> =3V; I <sub>AC</sub> =264uA;	05	05		
I <sub>MO-2</sub>	(high-line, high-power)	igh-line, high-power) $V_{EA}$ =7.5V;RI=24 k $\Omega$		85		UA
VIMP	Voltage of IMP Open		3.4	3.9	4.4	V

# **PFC Output Driver**

Symbol	Parameter	Test Conditions Min.			Max.	Unit
V <sub>Z-PFC</sub>	Output Voltage Maximum (clamp)		16	18	V	
V <sub>OL-PFC</sub>	Output Voltage Low	V <sub>DD</sub> =15V; I <sub>O</sub> = 100mA			1.5	V
V <sub>OH-PFC</sub>	Output Voltage High	V <sub>DD</sub> =13V; I <sub>O</sub> = 100mA	8			V
T <sub>R-PFC</sub>	Rising Time	$V_{DD}$ =15V; C <sub>L</sub> =5nF O/P= 2V to 9V	40	70	120	nS
T <sub>f-PFC</sub>	Falling Time	$V_{DD}$ =15V; C <sub>L</sub> =5nF O/P= 9V to 2V	40	60	110	nS
DC (MAX)	Maximum Duty Cycle		93		97	%



# **PWM Stage**

### **FBPWM**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
A <sub>v-PWM</sub>	FB to Current Comparator Attenuation		2.2	2.7	3.2	V/V
Z <sub>FB</sub>	Input Impedance 4		4	5	7	kΩ
FB <sub>OPEN-LOOP</sub>	PWM Open Loop Protection voltage	PWM Open Loop Protection voltage 4.2		4.5	4.8	V
T <sub>OPEN-PWM-Hiccup</sub>	The interval of PWM Open Loop Protection Reset	RI = 24kΩ	500	600	700	mS
T <sub>OPEN-PWM</sub>	PWM Open Loop Protection Delay Time	RI = 24kΩ	80	95	120	mS
V <sub>N</sub>	Frequency Reduction Threshold on FBPWM		1.9	2.1	2.3	V
S <sub>G</sub>	Green-Mode Modulation Slope		60	75	90	Hz/mV
V <sub>G</sub>	Voltage on FBPWM for minimum Green-mode frequency		1.35	1.6	1.75	V

## **PWM-Current Sense**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>PD-PWM</sub>	Propagation Delay to Output – VLIMIT Loop	VDD=15V, OPWM drops to 9V	60		120	nS
V <sub>LIMIT</sub>	Peak Current Limit Threshold Voltage	shold Voltage 0.		0.7	0.75	V
T <sub>BNK-PWM</sub>	Leading-Edge Blanking Time		270	350	450	nS
	Slope Compensation					
^ <b>V</b>	$\triangle V_s = \triangle V_{SLOPE} x (T_{on}/T)$		0.4	0.45	0.55	V
	$ riangle V_s$ : Compensation Voltage Added to		0.4	0.45	0.55	v
	Current Sense					

# **PWM Output Driver**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>Z-PWM</sub>	Output Voltage Maximum (clamp)	V <sub>DD</sub> =20V		16	18	V
T <sub>PWM</sub>	The interval of OPWM Lags behind OPFC at Startup	RI=24 kΩ	2	4	6	mS
V <sub>OL-PWM</sub>	Output Voltage Low	V <sub>DD</sub> =15V; I <sub>O</sub> = 100mA			1.5	V
V <sub>OH-PWM</sub>	Output Voltage High	V <sub>DD</sub> =13V; I <sub>O</sub> = 100mA	8			V
T <sub>R-PWM</sub>	Rising Time	$V_{DD}$ =15V; C <sub>L</sub> =5nF; O/P= 2V to 9V	30	60	120	nS
T <sub>F-PWM</sub>	Falling Time	$V_{DD}$ =15V; C <sub>L</sub> =5nF; O/P= 9V to 2V	30	50	110	nS

## Maximum Duty-Cycle

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
DC <sub>MAX</sub>	Maximum Duty Cycle for M_Duty open		62		66	%
I <sub>MD</sub>	Constant Current Output	RI= 24kΩ	45	50	55	uA
DC <sub>RD= 31.8kΩ</sub>	Maximum Duty Cycle for M_Duty =31.8kΩ	M_Duty = 31.8kΩ, RI= 24kΩ	46		50	%

## **OTP section**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>OTP</sub>	OTP Pin Output Current	RI = 24kΩ	90	100	110	uA
V <sub>OTP-OFF</sub>	OTP Threshold Voltage		1.15	1.2	1.25	V
V <sub>OTP-ON</sub>	Recovery level on OTP		1.35	1.4	1.45	V



SG6931

T <sub>OTP</sub>	OTP Debounce Time	RI = 24kΩ	8	25	uS
				11	·

### **Soft Start**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SS</sub>	Constant Current Output for Soft Start	RT= 24kΩ	44	50	56	uA
R <sub>D</sub>	Discharge Resistance			470		Ω



### SG6931

# **TYPICAL CHARACTERISTICS**











![](_page_9_Figure_10.jpeg)

![](_page_10_Picture_0.jpeg)

#### **Product Specification**

#### Green mode PFC/Forward PWM Controller

# SG6931

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_5.jpeg)

![](_page_10_Figure_6.jpeg)

![](_page_10_Figure_7.jpeg)

![](_page_10_Figure_8.jpeg)

![](_page_10_Figure_9.jpeg)

![](_page_10_Figure_10.jpeg)

![](_page_10_Figure_11.jpeg)

![](_page_11_Picture_0.jpeg)

#### **Product Specification**

#### Green mode PFC/Forward PWM Controller

### SG6931

![](_page_11_Figure_4.jpeg)

![](_page_11_Figure_5.jpeg)

![](_page_11_Figure_6.jpeg)

![](_page_11_Figure_7.jpeg)

![](_page_11_Figure_8.jpeg)

![](_page_11_Figure_9.jpeg)

![](_page_11_Figure_10.jpeg)

![](_page_11_Figure_11.jpeg)

©System General Corp. Version 1.0(IAO33.0024.B0)

![](_page_12_Picture_0.jpeg)

#### SG6931

![](_page_12_Figure_4.jpeg)

![](_page_13_Picture_0.jpeg)

#### Green mode PFC/Forward PWM Controller

#### **OPERATION DESCRIPTION**

The highly integrated SG6931 is specially designed for power supply with boost PFC and forward PWM. It requires very few external components to achieve green-mode operation and versatile protections/ compensation.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise. At light load, the switching frequency is linearly decreased to reduce power consumption.

PFC The function is implemented by average-current-mode control. The patented provides Switching-Charge® multiplier-divider high-degree noise immunity for the PFC circuit. This also enables the PFC circuit to operate over a much wider region. The proprietary multi-vector output voltage control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6931 will shut off PFC to prevent extra-high voltage on output.

For the forward PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-mode operation. Hiccup operation during output overloading is also guaranteed. To prevent the power supply from drawing large current during start-up, the start-up for PWM stage will be delayed 4ms after the PFC output voltage reaches its setting value.

In addition, SG6931 provides complete protection functions such as brownout protection and over voltage and RI open/short protection.

### I<sub>AC</sub> signal

Figure 1 shows that the IAC pin is connected to input voltage by a resistance. And the current  $I_{AC}$  will be the input for PFC multiplier. For the linear range of  $I_{AC}$  is 0~360uA, the wide range input voltage should be connected a resistance over 1.2M.

![](_page_13_Figure_11.jpeg)

Figure 1 Input Voltage Detection

### **Switching Frequency and Current**

#### Sources

The switching frequency of SG6931 can be programmed by the resistor  $R_I$  connected between RI pin and GND. The relationship is:

For example, a  $24k\Omega$  resistor  $R_I$  results in a 65 kHz switching frequency. Accordingly, constant Current  $I_T$  will flow through  $R_I$ .

$$I_{T} = \frac{1.2V}{\mathsf{R}_{\mathsf{I}} (\mathsf{k}\Omega)} (mA) \dots (2)$$

I<sub>T</sub> is used to generate internal current reference.

### Line Voltage Detection (V<sub>RMS</sub>)

Figure 2 shows a resistive divider with low-pass filtering for line-voltage detection on VRMS pin. The  $V_{RMS}$  voltage is used for the PFC multiplier and brownout protection. For brownout protection, when the VRMS voltage drops below 0.8V, OPFC will be turn off.

#### SYSTEM GENERAL

#### Green mode PFC/Forward PWM Controller

![](_page_14_Figure_3.jpeg)

Figure 2 Line-voltage Detection on VRMS pin

### Interleaved Switching and Green mode Operation

The SG6931 uses interleaved switching to synchronize the PFC and PWM stages. This reduces switching noise and spreads the EMI emissions. Figure 3 shows that an off-time ToFF is inserted in between the turn-off of the PFC gate drives and the turn-on of the PWM. The off-time ToFF is increased in response to the decreasing of the voltage level of FBPWM. Therefore, the

PWM switching frequency is linearly decreased to reduce switching losses.

![](_page_14_Figure_8.jpeg)

Figure 3 Interleaved Switching

### **PFC Operation**

The purpose of a boost active power factor corrector (PFC) exceed the specified maximum value. is to shape the input current of a power supply. The input current waveform and phase will follow that of the input voltage. Using SG6931, average-current-mode control is utilized for continuous-current-mode operation for the PFC booster. With the innovative multi-vector control for voltage loop and Switching Charge multiplier/divider for current reference, excellent input power factor is achieved with good noise immunity and transient response. Figure 4 shows the total control loop for the average-current-mode control circuit of SG6931.

![](_page_14_Figure_12.jpeg)

![](_page_14_Figure_13.jpeg)

$$I_{MO} = K \times \frac{|AC \times V_{EA}|}{|V_{RMS}|^2} (uA) \quad ..... (4)$$

IMP, the current output from IMP pin, is the summation of IMO and IMR1. IMR1 and IMR2 are identical fixed current sources. R2 and R3 are also identical. They are used to pull high the operating point of the IMP and IPFC pins since the voltage across Rs goes negative with respect to ground.

Through the differential amplification of the signal across Rs, better noise immunity is achieved. The output of IEA will be compared with an internal sawtooth and hence the pulse width for PFC is determined. Through the average current-mode control loop, the input current Is will be proportional to Imo.

$$IMO \times R_2 = Is \times Rs \dots (5)$$

According to equation (5), the minimum value of R2 and maximum of Rs can be determined since IMO should not

There are different concerns in determining the value of the sense resistor Rs. The value of Rs should be small to reduce power consumption, but it should be large enough to maintain the resolution. A current transformer (CT) may be used to improve the efficiency of high power converters.

![](_page_15_Picture_0.jpeg)

#### Green mode PFC/Forward PWM Controller

To achieve good power factor, the voltage for  $V_{RMS}$  and  $V_{EA}$  should be kept as DC as possible according to equation (4). In other words, good RC filtering for  $V_{RMS}$  and narrow bandwidth (lower than the line frequency) for voltage loop are suggested for better input current shaping. The trans-conductance error amplifier has output impedance  $R_0$  (>90k $\Omega$ ) and a capacitor  $C_{EA}$  (1uF ~ 10uF) connected to ground (Figure. 5). This establishes a dominant pole *f1* for the voltage loop:

$$f_1 = \frac{1}{2\pi \times R_0 \times C_{EA}} - \dots - (6)$$

The average total input power can be expressed as:

$$Pin = Vin(rms) \times Iin(rms)$$

$$\propto V_{RMS} \times I_{MO}$$

$$\propto V_{RMS} \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^{2}} \qquad (7)$$

$$\propto V_{RMS} \times \frac{\frac{Vin}{R_{AC}} \times V_{EA}}{V_{RMS}^{2}} \propto V_{EA}$$

From equation (7),  $V_{EA}$ , the output of the voltage error amplifier, actually controls the total input power and hence the power delivered to the load.

### **Multi-vector Error Amplifier**

The voltage-loop error amplifier of SG6931 is trans-conductance, which has high output impedance (> 90k $\Omega$ ). A capacitor C<sub>EA</sub> (1uF ~ 10uF) connected from VEA to ground provides a dominant pole for the voltage loop. Although the PFC stage has a low bandwidth voltage loop for better input power factor, the innovative *Multi-Vector Error Amplifier* provides a fast transient response to clamp the overshoot and undershoot of the PFC output voltage.

Figure 5 shows the block diagram of the multi-vector error amplifier. When the variation of the feedback voltage exceeds  $\pm$  5% of the reference voltage, the trans-conductance error amplifier will adjust its output impedance to increase the loop response. If R<sub>A</sub> is opened,

SG6931 will shut off immediately to prevent extra-high voltage on the output capacitor.

![](_page_15_Figure_12.jpeg)

Figure 5 Multi-vector Error Amp.

# **Cycle-by-cycle Current Limiting**

SG6931 provides cycle-by-cycle current limiting for both PFC and PWM stages. Figure 6 shows the peak current limit for the PFC stage. The PFC gate drive will be terminated once the voltage on ISENSE pin goes below  $V_{\text{PK}}$ .

The voltage of  $V_{RMS}$  determines the voltage of  $V_{PK}$ . The relationship between  $V_{PK}$  and VRMS is also shown in Figure 7.

The amplitude of the constant current  $I_P$  is determined by the internal current reference  $I_T$ , according to the following equation:

$$Ip = 2 \times I_T = 2 \times \frac{1.2V}{R_I} \quad \dots \qquad (8)$$

Therefore the peak current of the  $I_{S}$  is given by  $(V_{\text{RMS}}{<}1.05V)$ 

$$Is\_peak = \frac{(Ip \times R_P) - 0.2V}{R_S}$$
 (9)

![](_page_16_Picture_0.jpeg)

#### Green mode PFC/Forward PWM Controller

![](_page_16_Figure_3.jpeg)

Figure 6 Current Limit

### **Power On Sequence & Soft Start**

The SG6931 is enabled whenever the line voltage is higher than the brownout threshold. Once the SG6931 is active, the PFC stage is enabled first. The PWM stage is enabled following a 4mS delay time after FBPFC voltage exceeds 2.7V. During startup of PWM stage, the SS pin will charge an external capacitor with a constant current source. The voltage on FBPWM will be clamped by SS during startup. In the event of a protection condition occurring and/or PWM being disabled, the SS pin will be quickly discharged.

![](_page_16_Figure_7.jpeg)

Figure 7 Power on Sequence

# Forward PWM and Slope Compensation

The PWM stage is designed for forward power converters. Peak current mode control is used to optimize system performance. Slope compensation is added to stabilize the current loop. The SG6931 inserts a synchronized positively sloped ramp at each switching cycle. The positively sloped ramp is represented by the voltage signal  $V_{s-comp}$ . In this example, the voltage of the ramp signal is 0.55V.

![](_page_16_Figure_12.jpeg)

Figure 8 Slope Compensation

# Maximum Duty Cycle of PWM stage

An internal constant current,  $I_{MD}$ , is sourced from this pin. Connecting a resistor from this pin to ground will generate a voltage  $V_{MD}$  and determine the maximum duty cycle. It is given by,

$$M_{\_DUTY}(\%) = \frac{V_{MD} - 0.2V}{2.9V} \times 100$$

In this example, a 31.8k $\Omega$  resistor is connected to the M\_DUTY pin. I<sub>MD</sub> =50uA when RI=24 k $\Omega$ . This will result in a 48% maximum duty cycle for the PWM stage. The maximum duty cycle of the SG6931 is 66%. A 1nF capacitor paralleled with the 31.8k $\Omega$  resistor to improve the stability is needed.

### **Limited Power Control**

Every time when the output of power supply is shorted or over loaded, the FBPWM voltage will increase. If the FB voltage is higher than a designed threshold, 4.2V, for longer than 95msec, the PWM output will then be turned off.

### **Gate Drivers**

SG6931 output stages are fast totem-pole gate drivers. The output driver is clamped by an internal 18V Zener diode in order to protect the power MOSFET.

![](_page_17_Picture_0.jpeg)

### **Protections**

The SG6931 provides full protection functions to prevent the power supply and the load from being damaged. The protection features include:

*PFC Feedback Over-voltage Protection.* When the PFC feedback voltage exceeds the over-voltage threshold, the SG6931 will inhibit the PFC switching signal. This protection also prevents the PFC power converter from operating abnormally while the FBPFC pin is open.

Second PFC Over Voltage Protection (OVP\_PFC). The PFC stage over-voltage input. The comparator will disable the PFC output driver if this input exceeds 3.25V. This pin can be connected to the FBPFC pin, or it can be connected to the PFC boost output through a divider network. This pin provides an extra input for PFC over voltage protection.

*PFC Feedback Under Voltage Protection.* The SG6931 will stop the PFC switching signal whenever the PFC feedback voltage drops below the under-voltage threshold. This protection feature is designed to prevent the PFC power converter from experiencing abnormal conditions while the FBPFC pin is shorted to ground.

VDD Over-voltage Protection. The PFC and PWM stages will be disabled whenever the  $V_{DD}$  voltage exceeds the over-voltage threshold.

*RI pin Open / Short Protection.* The RI pin is used to set the switching frequency and internal current reference. The PFC and PWM stages of SG6931 will be disabled whenever the RI pin is short or open.

### **PCB Layout**

Note that SG6931 has two ground pins. Good high-frequency or RF layout practices should be followed. Avoid long PCB traces and component leads. Locate decoupling capacitors near the SG6931. A resistor ( $5 \sim 20$   $\Omega$ ) is recommended connecting in series from the OPFC and OPWM to the gate of the MOSFET.

Isolating the interference between the PFC and PWM stages is also important. Figure 9 shows an example of the

PCB layout. The *ground trace 1* is connected from the ground pin of SG6931 to the decoupling capacitor, which should be low impedance and as short as possible. The *ground trace 2* provides a signal ground. It should be connected directly to the decoupling capacitor  $C_{DD}$  and/or to the ground pin of the SG6931. The *ground trace 3* is independently tied from the decoupling capacitor to the PFC output capacitor  $C_0$ . The ground in the output capacitor  $C_0$  is the major ground reference for power switching. In order to provide a good ground reference and reduce the switching noise of both the PFC and PWM stages, the *ground traces 6 and 7* should be located very near and be low impedance.

The IPFC pin is connected directly to  $R_S$  through  $R_3$  to improve noise immunity (Beware that it may incorrectly be connected to the ground trace 2). The IMP and ISENSE pins should also be connected directly via the resistors  $R_2$ and  $R_P$  to another terminal of  $R_S$ .

![](_page_17_Figure_16.jpeg)

Figure 9 PCB Layout

![](_page_18_Picture_0.jpeg)

SG6931

# **Reference Circuit**

![](_page_18_Figure_5.jpeg)

![](_page_19_Picture_0.jpeg)

SG6931

## **PACKAGE INFORMATION**

# 20 PINS - PLASTIC DIP (D)

![](_page_19_Figure_6.jpeg)

### Dimension:

Symbol	Millimeter			Inch			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			5.334			0.210	
A1	0.381			0.015			
A2	3.175	3.302	3.429	0.125	0.130	0.135	
b		1.524			0.060		
b1		0.457			0.018		
D	24.892	26.162	26.924	0.980	1.030	1.060	
E		7.620			0.300		
E1	6.223	6.350	6.477	0.245	0.250	0.255	
е		2.540			0.100		
L	2.921	3.302	3.810	0.115	0.130	0.150	
e <sub>B</sub>	8.509	9.017	9.525	0.335	0.355	0.375	
<i>θ</i> °	0°	7°	15°	0°	7°	15°	

![](_page_20_Picture_0.jpeg)

SG6931

# 20 PINS - PLASTIC SOP (S)

![](_page_20_Figure_5.jpeg)

#### Dimension:

Symbol	Millimeter			Inch		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
A	2.362		2.642	0.093		0.104
A1	0.101		0.305	0.004		0.012
A2	2.260		2.337	0.089		0.092
b		0.406			0.016	
С		0.203			0.008	
D	12.598		12.903	0.496		0.508
E	7.391		7.595	0.291		0.299
е		1.270			0.050	
Н	10.007		10.643	0.394		0.419
L	0.406		1.270	0.016		0.050
F		0.508X45°			0.020X45°	
У			0.101			0.004
$\theta$ °	0°		8°	0°		8°

![](_page_21_Picture_0.jpeg)

### DISCLAIMERS

### **LIFE SUPPORT**

System General's products are not designed to be used as components in devices intended to support or sustain human life. Use of System General's products in components intended for surgical implant into the body, or other applications in which failure of the System General's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in medical applications.

### **MILITARY**

System General's products are not designed for use in military applications. Use of System General's products in military applications is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in military applications.

### **RIGHT TO MAKE CHANGES**

System General reserves the right to change this document and/or this product without notice. Customers are advised to consult their System General sales representative before ordering.