SH69P848

## OTP 4-bit Micro-controller with SAR 10-bit ADC

## Preliminary

## Features

- SH6610D-based single-chip 4-bit micro-controller with 10-bit SAR ADC converter
■ OTPROM: $2 \mathrm{~K} \times 16$ bits
■ RAM: $253 \times 4$ bits
- 61 System control register
- 192 Data memory
- Operation voltage:
- fosc $=30 \mathrm{kHz}-4 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}-5.5 \mathrm{~V}$
- $\mathrm{fosc}=4 \mathrm{MHz}-10 \mathrm{MHz}, \mathrm{V}_{\mathrm{dd}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- 5 CMOS bi-directional I/O ports plus 1 CMOS open drain output port (PORTE.1)
- 8-level stack (including interrupts)

■ Two 8-bit auto re-loaded timer/counter

- Warm-up timer
- Powerful interrupt sources:
- ADC interrupt
- Internal interrupt (Timer1, Timer0)
- External interrupts: PORTB/D (Falling edge)
- Oscillator (code option)
- External RC oscillator: $400 \mathrm{kHz}-10 \mathrm{MHz}$
- Internal RC oscillator: 4MHz
- External clock: $\quad 30 \mathrm{kHz}-10 \mathrm{MHz}$
- Instruction cycle time (4/fosc)

■ Two low power operation modes: HALT and STOP

- Reset
- Built-in watchdog timer (code option)
- Built-in power-on reset (POR)
- Built-in low voltage reset (LVR)

■ Two-level low voltage reset (LVR) (code option)

- 3 channels 10 -bit resolution analog/digital converter (ADC)
- Read ROM table function
- 1 channels $(8+2)$ bits PWM output
- OTP type/code protection
- 8-pin DIP/SOP package


## General Description

SH69P848 is a single-chip 4-bit micro-controller. This device integrates a SH6610D CPU core, 253 nibbles of RAM, 2K words of OTP ROM, two 8-bit timer/counter, 3 channels 10 -bit ADC, 1 channels ( $8+2$ )bits high speed PWM output, on-chip oscillator clock circuitry, on-chip watchdog timer, low voltage reset function and support power saving modes to reduce power consumption. The SH69P848 is suitable for Li charger application.

## Pin Configuration



## Block Diagram



Pin Descriptions:

| Pin No. | Designation | I/O | Description |
| :---: | :---: | :---: | :--- |
| 1 | PORTC.2 <br> /PWM0 | I/O <br> O | Bit programmable bi-directional I/O port <br> Shared with PWM0 output |
| 2 | RESET <br> IPORTE.1 | I | Reset pin input, (low active) <br> Open drain output port (selected by code option) |
| 3 | GND | P | Ground pin |
| 4 | PORTA.0 <br> IAN0 | I/O <br> I | Bit programmable bi-directional I/O port <br> Shared with ADC input channel AN0 |
| 5 | PORTB.3 <br> - <br> IAN7 | I/O <br> I <br> I | Bit programmable bi-directional I/O port <br> Vector port interrupt. (falling edge active) <br> Shared with ADC input channel AN7 |
| 6 | VDD | P | Power supply pin |
| 7 | OSCI <br> IPORTE.0 | I <br> I/O | Oscillator input pin, connect to crystal/ceramic oscillator or external <br> resistor of external RC oscillator. <br> Bi-directional I/O port in the internal RC mode |
| 8 | PORTD.0 <br> - <br> IAN8 | I/O <br> I <br> I | Bit programmable bi-directional I/O port <br> Vector port interrupt (falling edge active) <br> Shared with ADC input channel AN8 |

OTP Programming Pin Description (OTP program mode)

| Pin No. | Symbol | I/O | Shared by | Description |
| :---: | :---: | :---: | :---: | :--- |
| 6 | VDD | P | VDD | Programming power supply (+5.5V) |
| 2 | VPP | P | $\overline{\text { RESET }}$ <br> /PORTE. 1 | Programming high voltage power supply (+11V) |
| 3 | GND | P | GND | Ground |
| 7 | SCK | I | OSCI <br> /PORTE.0 | Programming clock input pin |
| 4 | SDA | I/O | PORTA.0 <br> IANO | Programming data pin |

## Functional Description

## 1. CPU

The CPU contains the following functional blocks: Program Counter (PC), Arithmetic Logic Unit (ALU), Carry Flag (CY), Accumulator, Table Branch Register, Data Pointer (INX, DPH, DPM, and DPL) and Stacks.

### 1.1. PC

The PC is used for ROM addressing consisting of 12-bit:
Page Register (PC11), and Ripple Carry Counter (PC10, PC9, PC8, PC7, PC6, PC5, PC4, PC3, PC2, PC1, PC0).
The program counter is loaded with data corresponding to each instruction. The unconditional jump instruction (JMP) can be set at 1 -bit page register for higher than 2 K .
The program counter cans only 4 K program ROM address. (Refer to the ROM description).

### 1.2. ALU and CY

The ALU performs arithmetic and logic operations. The ALU provides the following functions:
Binary addition/subtraction (ADC, SBC, ADD, SUB, ADI, SBI)
Decimal adjustments for addition/subtraction (DAA, DAS)
Logic operations (AND, EOR, OR, ANDIM, EORIM, ORIM) Decisions (BA0, BA1, BA2, BA3, BAZ, BNZ, BC, BNC) Logic Shift (SHR)
The Carry Flag (CY) holds the ALU overflow that the arithmetic operation generates. During an interrupt service or CALL instruction, the carry flag is pushed into the stack and recovered from the stack by the RTNI instruction. It is unaffected by the RTNW instruction.

### 1.3. Accumulator (AC)

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data is transferred between the accumulator and system register, or data memory can be performed.

### 1.4. Table Branch Register (TBR)

Table Data can be stored in program memory and can be referenced by using Table Branch (TJMP) and Return Constant (RTNW) instructions. The TBR and AC are placed by an offset address in program ROM. TJMP instruction branch into address ((PC11-PC8) X $\left.\left(2^{8}\right)+(T B R, A C)\right)$. The address is determined by RTNW to return look-up value into (TBR, AC). ROM code bit7-bit4 is placed into TBR and bit3-bit0 into AC.

### 1.5. Data Pointer

The Data Pointer can indirectly address data memory. Pointer address is located in register DPH (3-bit), DPM (3-bit) and DPL (4-bit). The addressing range can have 3FFH locations. Pseudo index address (INX) is used to read or write Data memory, then RAM address bit9 - bit0 which comes from DPH, DPM and DPL.

### 1.6. Stack

The stack is a group of registers used to save the contents of CY \& PC (11-0) sequentially with each subroutine call or interrupt. The MSB is saved for CY and it is organized into 13 bits X 8 levels. The stack is operated on a first-in, last-out basis and returned sequentially to the PC with the return instructions (RTNI/RTNW).

## Note:

The stack nesting includes both subroutine calls and interrupts requests. The maximum allowed for subroutine calls and interrupts are 8 levels. If the number of calls and interrupt requests exceeds 8 , then the bottom of stack will be shifted out, that program execution may enter an abnormal state.

## 2. RAM

Built-in RAM contains general-purpose data memory and system register. Because of its static nature, the RAM can keep data after the CPU enters STOP or HALT.

### 2.1. RAM Addressing

Data memory and system register can be accessed in one instruction by direct addressing. The following is the memory allocation map:
System register and I/O: \$000-\$02F, \$380-\$38C
Data memory: \$030-\$0EF
2.2. Configuration of System Register:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 00$ | IEAD | IET0 | IET1 | IEP | R/W | Interrupt enable flags |
| $\$ 01$ | IRQAD | IRQT0 | IRQT1 | IRQP | R/W | Interrupt request flags |
| $\$ 02$ | T0S | T0M.2 | T0M.1 | T0M.0 | R/W | Bit0~2: Select prescaler divide-ratio <br> Bit3: Enable/disable Timer0 clock source |
| $\$ 03$ | - | T1M.2 | T1M.1 | T1M.0 | R/W | Bit0~2: Select prescaler divide-ratio |

SH69P848

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Bit0~2 are reserved, always keep it to "1" in the user's program. <br> Refer to I/O notice |
| \$1A | REV1 | PCCR. 2 | REV1 | REV1 | R/W | PORTC input/output control Bit0, bit1 and bit3 are reserved, always keep it to "1" in the user's program. Refer to I/O notice |
| \$1B | REV1 | REV1 | REV1 | PDCR. 0 | R/W | PORTD input/output control Bit1~3 are reserved, always keep it to "1" in the user's program. <br> Refer to I/O notice |
| \$1C | - | - | - | PECR. 0 | R/W | PORTE input/output control |
| \$1D | - | - | - | - | - | Reserved |
| \$1E | WDT | $\text { WDT. } 2$ | WDT. 1 | $\text { WDT. } 0$ | $\begin{gathered} \text { R/W } \\ \mathrm{R} \end{gathered}$ | Bit2-0: Watchdog timer control <br> Bit3: Watchdog timer overflow flag (Read only) |
| \$1F | - | - | - | - | - | Reserved |
| \$20 | PWM0S | T0CK1 | TOCK0 | PWMO_EN | R/W | Bit0: PWM0 output enable <br> Bit2, Bit1: Select PWM0 clock <br> Bit3: Set PWM0 output mode of duty cycle |
| \$21 | - | - | - | REV0 | R/W | Bit0: Always keep it to " 0 " in the user's program. Refer to I/O notice |
| \$22 | PP0.3 | PP0. 2 | PP0. 1 | PP0.0 | R/W | PWM0 period low nibble |
| \$23 | PP0.7 | PP0.6 | PP0.5 | PP0.4 | R/W | PWM0 period high nibble |
| \$24 | - | - | PDF0.1 | PDF0.0 | R/W | PWM0 duty fine tune nibble |
| \$25 | PD0.3 | PD0. 2 | PD0. 1 | PD0.0 | R/W | PWM0 duty low nibble |
| \$26 | PD0.7 | PD0.6 | PD0.5 | PD0.4 | R/W | PWM0 duty high nibble |
| \$27~2C | - | - | - | - | - | Reserved |
| \$2D | - | - | A1 | A0 | R | ADC data low nibble (Read only) |
| \$2E | A5 | A4 | A3 | A2 | R | ADC data medium nibble (Read only) |
| \$2F | A9 | A8 | A7 | A6 | R | ADC data high nibble (Read only) |
| \$380 | RDT. 3 | RDT. 2 | RDT. 1 | RDT. 0 | R/W | ROM data table address / data register |
| \$381 | RDT. 7 | RDT. 6 | RDT. 5 | RDT. 4 | R/W | ROM data table address / data register |
| \$382 | RDT. 11 | RDT. 10 | RDT. 9 | RDT. 8 | R/W | ROM data table address / data register |
| \$383 | RDT. 15 | RDT. 14 | RDT. 13 | RDT. 12 | R/W | ROM data table address / data register |
| \$384 | - | - | - | PDIEN. 0 | R/W | PORTD interrupt enable flags |
| \$385 | - | - | - | PDIF. 0 | R/W | PORTD interrupt request flags |
| \$386 | PBIEN. 3 | - | - | - | R/W | PORTB interrupt enable flags |
| \$387 | PBIF. 3 | - | - | - | R/W | PORTB interrupt request flags |
| \$388 | - | - | - | PPACR. 0 | R/W | PORTA pull-high control |
| \$389 | PPBCR. 3 | - | - | - | R/W | PORTB pull-high control |
| \$38A | - | PPCCR. 2 | - | - | R/W | PORTC pull-high control |
| \$38B | - | - | - | PPDCR. 0 | R/W | PORTD pull-high control |
| \$38C | - | - | - | PPECR. 0 | R/W | PORTE pull-high control |

## 3. ROM

The ROM can address $2048 \times 16$ bits of program area from $\$ 0000$ to $\$ 07 F F$.

### 3.1 Vector Address Area ( $\$ 000$ to $\$ 004$ )

The program is sequentially executed. There is an area address $\$ 000$ through $\$ 004$ that is reserved for a special interrupt service routine such as starting vector address

| Address | Instruction | Remarks |
| :---: | :---: | :---: |
| $\$ 000$ | JMP* $^{*}$ | Jump to Reset service routine |
| $\$ 001$ | JMP* $^{*}$ | Jump to ADC interrupt service routine |
| $\$ 002$ | JMP* $^{*}$ | JMP* |

*JMP instruction can be replaced by any instruction.

### 3.2. ROM Data Table

System Register:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 380$ | RDT.3 | RDT. $2 ~$ | RDT. 1 | RDT.0 | R/W | ROM data table address / data register |
| $\$ 381$ | RDT.7 | RDT.6 | RDT.5 | RDT.4 | R/W | ROM data table address / data register |
| $\$ 382$ | RDT.11 | RDT.10 | RDT.9 | RDT.8 | R/W | ROM data table address / data register |
| $\$ 383$ | RDT.15 | RDT.14 | RDT.13 | RDT.12 | R/W | ROM data table address / data register |

The RDT register consists of a 12-bit write-only PC address load register (RDT. 11 - RDT.0) and a 16-bit read-only ROM table data read-out register (RDT. 15 - RDT.0).
To read out the ROM table data, users should write the ROM table address to RDT register first (high nibble first then low nibble), then after one instruction, the right data will put into RDT register automatically (write lowest nibble of address into register will start the data read-out action).
4. Initial state
4.1. System Register state:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Power-On Reset /Pin Reset / Low Voltage Reset | WDT Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00 | IEAD | IETO | IET1 | IEP | 0000 | 0000 |
| \$01 | IRQAD | IRQT0 | IRQT1 | IRQP | 0000 | 0000 |
| \$02 | TOS | TOM. 2 | TOM. 1 | TOM. 0 | 0000 | uuuu |
| \$03 | - | T1M. 2 | T1M. 1 | T1M. 0 | -000 | -uuu |
| \$04 | TOL. 3 | TOL. 2 | TOL. 1 | TOL. 0 | xxxx | xxxx |
| \$05 | TOH. 3 | TOH. 2 | T0H. 1 | TOH. 0 | xxxx | xxxx |
| \$06 | T1L. 3 | T1L. 2 | T1L. 1 | T1L. 0 | xxxx | xxxx |
| \$07 | T1H. 3 | T1H. 2 | T1H. 1 | T1H. 0 | xxxx | xxxx |
| \$08 | REV0 | REV0 | REV0 | PA. 0 | 0000 | 0000 |
| \$09 | PB. 3 | REVO | REV0 | REVO | 0000 | 0000 |
| \$0A | REVO | PC. 2 | REV0 | REVO | 0000 | 0000 |
| \$0B | REVO | REVO | REV0 | PD. 0 | 0000 | 0000 |
| \$0C | - | - | PE. 1 | PE. 0 | --10 | --10 |
| \$0D | - | - | - | - | ---- | ---- |
| \$0E | TBR. 3 | TBR. 2 | TBR. 1 | TBR. 0 | xxxx | uuuu |
| \$0F | INX. 3 | INX. 2 | INX. 1 | INX. 0 | xxxx | uuuu |
| \$10 | DPL. 3 | DPL. 2 | DPL. 1 | DPL. 0 | xxxx | uuuu |
| \$11 | - | DPM. 2 | DPM. 1 | DPM. 0 | -xxx | -uuu |
| \$12 | - | DPH. 2 | DPH. 1 | DPH. 0 | -xxx | -uuu |
| \$13 | T1GO | - | - | TM1S0 | 0--0 | 0--u |
| \$14 | VREFS | - | - | ADCON | 0--0 | u-0 |
| \$15 | GO/ $\overline{\text { DONE }}$ | TADC1 | TADC0 | ADCS | 0000 | Ouuu |
| \$16 | ACR3 | ACR2 | ACR1 | ACR0 | 0000 | unuu |
| \$17 | CH3 | CH2 | CH1 | CH0 | 0000 | uuuu |
| \$18 | REV1 | REV1 | REV1 | PACR. 0 | 0000 | 0000 |
| \$19 | PBCR. 3 | REV1 | REV1 | REV1 | 0000 | 0000 |
| \$1A | REV1 | PCCR. 2 | REV1 | REV1 | 0000 | 0000 |
| \$1B | REV1 | REV1 | REV1 | PDCR. 0 | 0000 | 0000 |
| \$1C | - | - | - | PECR. 0 | ---0 | ---0 |
| \$1D | - | - | - | - | ---- | ---- |
| \$1E | WDT | WDT. 2 | WDT. 1 | WDT. 0 | 0000 | 1000 |
| \$1F | - | - | - | - | ---- | ---- |
| \$20 | PWMOS | T0CK1 | TOCK0 | PWM0_EN | 0000 | uuu0 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented read as ' 0 '.

System Register state: (continued)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Power-On Reset /Pin Reset / Low Voltage Reset | WDT Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$21 | - | - | - | REV0 | ---0 | ---0 |
| \$22 | PP0.3 | PP0. 2 | PP0. 1 | PP0.0 | xxxx | uuuu |
| \$23 | PP0.7 | PP0.6 | PP0.5 | PP0.4 | xxxx | uuuu |
| \$24 | - | - | PDF0.1 | PDF0.0 | --xx | --uu |
| \$25 | PD0.3 | PD0.2 | PD0. 1 | PD0.0 | xxxx | uuuu |
| \$26 | PD0.7 | PD0.6 | PD0.5 | PD0.4 | xxxx | uuuu |
| \$27~2C | - | - | - | - | ---- | ---- |
| \$2D | - | - | A1 | A0 | --xx | --uu |
| \$2E | A5 | A4 | A3 | A2 | xxxx | uuuu |
| \$2F | A9 | A8 | A7 | A6 | xxxx | uuuu |
| \$380 | RDT. 3 | RDT. 2 | RDT. 1 | RDT. 0 | xxxx | uuuu |
| \$381 | RDT. 7 | RDT. 6 | RDT. 5 | RDT. 4 | xxxx | uuuu |
| \$382 | RDT. 11 | RDT. 10 | RDT. 9 | RDT. 8 | xxxx | unuu |
| \$383 | RDT. 15 | RDT. 14 | RDT. 13 | RDT. 12 | xxxx | uuuu |
| \$384 | - | - | - | PDIEN. 0 | ---0 | ---0 |
| \$385 | - | - | - | PDIF. 0 | ---0 | ---0 |
| \$386 | PBIEN. 3 | - | - | - | 0--- | 0--- |
| \$387 | PBIF. 3 | - | - | - | 0--- | 0--- |
| \$388 | - | - | - | PPACR. 0 | ---0 | ---0 |
| \$389 | PPBCR. 3 | - | - | - | 0--- | 0--- |
| \$38A | - | PPCCR. 2 | - | - | -0-- | -0-- |
| \$38B | - | - | - | PPDCR. 0 | ---0 | ---0 |
| \$38C | - | - | - | PPECR. 0 | ---0 | ---0 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, - = unimplemented read as ' 0 '.

### 4.2. Others Initial States:

| Others | After any Reset |
| :---: | :---: |
| Program Counter (PC) | $\$ 000$ |
| CY | Undefined |
| Accumulator (AC) | Undefined |
| Data Memory | Undefined |

## 5. System Clock and Oscillator

The oscillator generates the basic clock pulses that provide the system clock to supply CPU and on-chip peripherals.
System clock = fosc/4
5.1 Instruction Cycle Time:
(1) $4 / 32.768 \mathrm{kHz}(\approx 122.1 \mu \mathrm{~s})$ for 32.768 kHz oscillator.
(2) $4 / 10 \mathrm{MHz}(=0.4 \mu \mathrm{~s})$ for 10 MHz oscillator.

### 5.2 Oscillator type

(1) RC oscillator: $400 \mathrm{kHz}-10 \mathrm{MHz}$


External Rosc RC
(2) External input clock: $30 \mathrm{kHz}-10 \mathrm{MHz}$


## Note:

- If the internal RC oscillator is selected, OSCI pin is used as the PORTE.0.


## 6. I/O Ports

The MCU provides 5 bi-directional I/O ports. The PORT data put in register (\$08-\$0C). The PORT control register (\$18$\$ 1 \mathrm{C}$ ) controls the PORT as input or output. Each I/O port (excluding those open drain output ports) contains pull-high resistor, which controlled by the value of the corresponding bit in the port pull-high control register ( $\$ 388-\$ 38 \mathrm{C}$ ), independently.

- When the port is selected as an input port, write "1" to the relevant bit in the port pull-high control register (\$388-\$38C), could turn on the pull-high resistor and write " 0 " could turn off the pull-high resistor.
- When the port is selected as an output port, the pull-high resistor will be turned off automatically, regardless the value of the corresponding bit in the port pull-high control register (\$388-\$38C).
- When PORTB/D are selected as the digital input direction, they can active port interrupt by falling edge (if port interrupt is enabled).
System register \$08-\$0C:Port data register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 08$ | REV0 | REV0 | REV0 | PA.0 | R/W | PORTA |
| $\$ 09$ | PB.3 | REV0 | REV0 | REV0 | R/W | PORTB |
| $\$ 0 A$ | REV0 | PC.2 | REV0 | REV0 | R/W | PORTC |
| $\$ 0 B$ | REV0 | REV0 | REV0 | PD.0 | R/W | PORTD |
| $\$ 0 C$ | - | - | PE.1 | PE.0 | R/W | PORTE |

System register \$21

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 21$ | - | - | - | REV0 | R/W | Bit0: Always keep it to "0" in the user's program. |

Note: All the REV0 bits are reserved, always keep them to " 0 " in the user's program.
System register \$18-\$1C: Port control register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 18$ | REV1 | REV1 | REV1 | PACR.0 | R/W | PORTA input/output control |
| $\$ 19$ | PBCR.3 | REV1 | REV1 | REV1 | R/W | PORTB input/output control |
| $\$ 1 A$ | REV1 | PCCR.2 | REV1 | REV1 | R/W | PORTC input/output control |
| $\$ 1 B$ | REV1 | REV1 | REV1 | PDCR.0 | R/W | PORTD input/output control |
| $\$ 1 C$ | - | - | - | PECR.0 | R/W | PORTE input/output control |

PA (/B/C/D/E) CR.n, ( $n=0,1,2,3$ )
0 : Set I/O as an input direction. (Default)
1: Set I/O as an output direction.
Note: All the REV1 bits are reserved, always keep them to " 1 " in the user's program.
System register \$388-\$38C: Port Pull-high Control Register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 388$ | - | - | - | PPACR.0 | R/W | PORTA pull-high control |
| $\$ 389$ | PPBCR.3 | - | - | - | R/W | PORTB pull-high control |
| \$38A | - | PPCCR.2 | - | - | R/W | PORTC pull-high control |
| \$38B | - | - | - | PPDCR.0 | R/W | PORTD pull-high control |
| \$38C | - | - | - | PPECR.0 | R/W | PORTE pull-high control |

PPA (/B/C/D/E) CR.n, ( $n=0,1,2,3$ )
0 : Disable internal pull-high resistor. (Default)
1: Enable internal pull-high resistor.

Equivalent Circuit for a Single I/O pin


- In SH69P848, each output port contains a latch, which can hold the output data. Writing the port data register (PDR) under the output mode can directly transfer data to the corresponding pad.
All input ports do not have latches, so the external input data should be held externally until the input data is read from outside or reading the port data register (PDR) under the input mode.
When a digital I/O port is selected to be an output, the reading of the associated port bit actually represents the value of the output data latch, not the voltage on the pad. When a digital I/O port is selected to be an input, the reading of the associated port bit represents the status on the corresponding pad.
- PORTA. 0 can be shared with ADC input channel (ANO).
- PORTB. 3 can be shared with ADC input channel (AN7).
- PORTD. 0 can be shared with ADC input channel (AN8).
- The OSCI pin can be shared with PORTE.0, if the SH69P848 uses the internal RC oscillator as the system oscillation. (Refer to the Code option (OP_OSC [2:0]).)
■ The RESET pin can be shared with PORTE. 1 for open drain output port. (Refer to the Code option (OP_RST).)


## Port Interrupt

The PORTB and PORTD are used as external port interrupt sources. Since PORTB and PORTD are bit programmable I/Os, only the voltage transition from VDD to GND applying to the digital input port can generate a port interrupt. The analog input cannot generate any interrupt request.
The interrupt control registers are mapped on \$385-\$387 of the system register. They can be accessed or tested by the read/write operation. Those flags are clear to " 0 " at the initialization by the chip reset.
Port Interrupts (including other external interrupt sources) can be used to wake up the CPU from the HALT or the STOP mode.
System Register \$384, \$386: Port Interrupt Enable Flags Register

| Address | Bit 3 | Bit 2 | Bit $\mathbf{1}$ | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 384$ | - | - | - | PDIEN.0 | R/W | PORTD interrupt enable flags |
| $\$ 386$ | PBIEN.3 | - | - | - | R/W | PORTB interrupt enable flags |

PDIEN.n, PBIEN.n ( $\mathrm{n}=0,1,2,3$ )
0 : Disable port interrupt. (Default)
1: Enable port interrupt.

## SH69P848

System register \$385, \$387: Port Interrupt Request Flags Register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 385$ | - | - | - | PDIF.0 | R/W | PORTD interrupt request flags |
| $\$ 387$ | PBIF.3 | - | - | - | R/W | PORTB interrupt request flags |

PDIF.n, PBIF.n ( $\mathrm{n}=0,1,2,3$ )
0 : Port interrupt is not presented. (Default)
1: Port interrupt is presented.
Only writing these bits to 0 is available.
Following is the port interrupt function block-diagram for reference.


## Port interrupt programming notes:

When the Port falling edge is active, any one of I/O input pin transitions from VDD to GND would set PIF.n to " 1 ". Together, if the PIEN. $\mathrm{n}=1$, the port would generate an interrupt request (IRQP $=1$ ).
Port Interrupt can wake the CPU from HALT or STOP mode.

ADC Converter Enable Register \$14:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 14$ | VREFS | - | - | ADCON | R/W | Bit0: Set ADC module operate <br> Bit3: Enable/disable reference voltage |
|  | X | - | - | 0 | R/W | ADC converter module not operating |
|  | X | - | - | 1 | R/W | ADC converter module operating |

When ADC converter is disabled, PORTA.0, PORTB. 3 and PORTD.Oare used as normal I/O port. When ADC converter is enabled, set ADC port configuration register (\$16) to select anyone of PORTA.0, PORTB. 3 and PORTD. 0 as normal I/O port or ADC port. For detail, refer to ADC description.

PORTC. 2 can be shared with the PWM0 output (PWMO).
PWMO Control Register \$20:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 20$ | PWM0S | T0CK1 | T0CK0 | PWM0_EN | R/W | Bit0: PWM0 output enable <br> Bit2, Bit1: Select PWM0 clock <br> Bit3: Set PWM0 output mode of duty cycle |
|  | X | X | X | 0 | R/W | Set PORTC.2 as normal I/O port and disable <br> PWM0 (Default) |
|  | X | X | X | 1 | R/W | Set PORTC.2 as PWM0 output and enable <br> PWM0 |

## SH69P848

## 7. Timer

SH69P848 has two 8-bit timers.
The Timer0 has the following features:

- 8-bit up-counting timer/counter.
- Automatic re-loads counter.
- 8-level pre-scale.
- Interrupt on overflow from \$FF to \$00.

The following is a simplified Timer0 block diagram.


The Timer0 provides the following functions:

- Programmable interval timer function.
- Read counter value.


### 7.1 Timer0 Configuration and Operation

The Timer0 consist of an 8-bit write-only timer load register (TLOL, TLOH) and an 8-bit read-only timer counter (TCOL, $\mathrm{TCOH})$. Each of them has low order digits and high order digits. Writing data into the timer load register (TLOL, TLOH) can initialize the timer counter.

The low-order digit should be written first, and then the high-order digit. The timer counter is automatically loaded with the contents of the load register when the high order digit is written or counter counts overflow from \$FF to \$00.
Timer Load Register: Since the register $H$ controls the physical READ and WRITE operations.
Please follow these steps:
Write Operation:
Low nibble first
High nibble to update the counter
Read Operation:
High nibble first
Low nibble followed.


### 7.2 Timer0 Mode register

The Timer0 can be programmed in several different prescalers by setting Timer0 Mode register (TM0).
The 8 -bit counter prescaler overflow output pulses. The Timer0 Mode register is 4 -bit registers used for the timer control as shown in bellow. These mode registers select the input pulse sources into the timer.

Timer0 Mode register: \$02

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$02 | T0S | T0M.2 | T0M.1 | T0M.0 | R/W | Bit0~2: Select prescaler divide-ratio <br> Bit3: Enable/disable Timer0 clock source |
|  | X | 0 | 0 | 0 | R/W | Timer0 clock: System clock / 2 ${ }^{11}$ |
|  | X | 0 | 0 | 1 | R/W | Timer0 clock: System clock / $2^{9}$ |
|  | X | 0 | 1 | 0 | R/W | Timer0 clock: System clock / $2^{7}$ |
|  | X | 0 | 1 | 1 | R/W | Timer0 clock: System clock / $2^{5}$ |
|  | X | 1 | 0 | 0 | R/W | Timer0 clock: System clock / $2^{3}$ |
|  | X | 1 | 0 | 1 | R/W | Timer0 clock: System clock / $2^{2}$ |
|  | X | 1 | 1 | 0 | R/W | Timer0 clock: System clock / $2^{1}$ |
|  | X | 1 | 1 | 1 | R/W | Timer0 clock: System clock / $2^{0}$ |
|  | 0 | X | X | X | R/W | Enable Timer0 clock source (System clock) |
|  | 1 | X | X | X | R/W | Disable Timer0 clock source |

The Timer1 has the following features:

- 8-bit up-counting timer/counter.
- Automatic re-loads counter.
- 8-level pre-scale.
- Interrupt on overflow from \$FF to \$00.

The following is a simplified Timer1 block diagram.


The Timer1 provides the following functions:

- Programmable interval timer function.
- Read counter value.
(a) Timer1 Configuration and Operation

Timer1 consists of a 8-bit write-only timer load register
(TL1L, TL1H) and a 8 -bit read-only timer counter (TC1L,
TC1H). Each of them has low order digits and high order
digits. Writing data into the timer load register (TL1L, TL1H) can initialize the timer counter.

The low-order digit should be written first, and then the high-order digit. The timer counter is automatically loaded with the contents of the load register when the high order digit is written or the counter counts overflow from \$FF to $\$ 00$.
Timer Load Register: Since the register H controls the physical READ and WRITE operations.
Please follow these steps:
Write Operation:
Low nibble first
High nibble to update the counter
Read Operation:
High Nibble first
Low nibble followed.


## (b) Timer1 Control Register

The counting of Timer1 is controlled by TM1S0 (bit0) and T1GO (bit3) in the Timer1 control register (\$13). To start the Timer1 counter, the TM1S0 should be cleared to 0 and the T1GO should be set to 1 .
After the T1GO has been set to 1 , writing the Timer1 counter register ( $\$ 06 \sim \$ 07$ ) can't affect the up-counter operating anymore. Only when the T1GO has been cleared to 0 , the revised contents of the Timer1 counter register will be loaded into the up-counter while the highest nibble ( $\$ 07$ ) is written.

Timer1 Control Register: \$13

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 13$ | T1GO | - | - | TM1S0 | R/W | Bit0: Enable/disable Timer1 clock source <br> Bit3: Start/stop the timer/counter |
|  | X | - | - | 0 | R/W | Enable Timer1 clock source (System clock) |
|  | X | - | - | 1 | R/W | Disable Timer1 clock source |
|  | 0 | - | - | $X$ | R/W | Timer/counter stops <br> (Read: status; Write: command) (default) |
|  | 1 | - | - | $X$ | R/W | Timer/counter starts <br> (Read: status; Write: command) |

The Timer1 can be programmed in several different prescalers by setting Timer1 Mode register (TM1).
The 8 -bit counter prescaler overflow output pulses. The Timer0 Mode register is 3 -bit registers used for the timer control as shown in bellow. These mode registers select the input pulse sources into the timer.

Timer1 Mode Register: \$03

| Adress | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 03$ | - | T1M.2 | T1M.1 | T1M.0 | R/W | Bit0~2: Select prescaler divide-ratio |
|  | - | 0 | 0 | 0 | R/W | Timer1 clock: System clock / 2 |
|  | - | 0 | 0 | 1 | R/W | Timer1 clock: System clock / $2^{9}$ |
|  | - | 0 | 1 | 0 | R/W | Timer1 clock: System clock / $2^{7}$ |
|  | - | 0 | 1 | 1 | R/W | Timer1 clock: System clock / $2^{5}$ |
|  | - | 1 | 0 | 0 | R/W | Timer1 clock: System clock / $2^{3}$ |
|  | - | 1 | 0 | 1 | R/W | Timer1 clock: System clock / $2^{2}$ |
|  | - | 1 | 1 | 0 | R/W | Timer1 clock: System clock / $2^{1}$ |
|  | - | 1 | 1 | 1 | R/W | Timer1 clock: System clock / $2^{0}$ |

Timer1 Counter Register: \$06-\$07

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 06$ | T1L.3 | T1L.2 | T1L.1 | T1L.0 | R/W | Timer1 load / counter register (low nibble) |
| $\$ 07$ | T1H.3 | T1H.2 | T1H.2 | T1H.0 | R/W | Timer1 load / counter register (high nibble) |

## 8. Interrupt

Four interrupt sources are available on SH69P848:

- ADC interrupt
- Timer0 interrupt
- Timer1 interrupt
- PORTB/D interrupts (Falling edge)

Interrupt Control Bits and Interrupt Service
The interrupt control flags are mapped on $\$ 00$ and $\$ 01$ of the system register. They can be accessed or tested by the program. Those flags are clear to " 0 " at initialization by the chip reset.
System Register:

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 00$ | IEAD | IET0 | IET1 | IEP | R/W | Interrupt enable flags |
| $\$ 01$ | IRQAD | IRQT0 | IRQT1 | IRQP | R/W | Interrupt request flags |

When IEx is set to " 1 " and the interrupt request is generated (IRQx is 1 ), the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources. When an interrupt occurs, the PC and CY flag will be saved into stack memory and jump to interrupt service vector address. After the interrupt occurs, all interrupt enable flags (IEx) are clear to " 0 " automatically, so when IRQx is 1 and IEx is set to " 1 " again, the interrupt will be activated and vector address will be generated from the priority PLA corresponding to the interrupt sources.


| Instruction | Instruction | Instruction <br> Execution <br> N |
| :---: | :---: | :---: |
| Execution | 11 | I 2 |


| Interrupt Generated | Interrupt Accepted | Vector Generated <br> Stacking | Fetch Vector address <br> Reset IE.X |
| :---: | :---: | :---: | :---: |

Interrupt Servicing Sequence Diagram

## Interrupt Nesting:

During the CPU interrupt service, the user can enable any interrupt enable flag before returning from the interrupt. The servicing sequence diagram shows the next interrupt and the next nesting interrupt occurrences. If the interrupt request is ready and the instruction of execution $N$ is IE enabled, then the interrupt will start immediately after the next two instruction executions. However, if instruction I1 or instruction I2 disables the interrupt request or enable flag, then the interrupt service will be terminated.

## ADC interrupt

Bit3 (IEAD) of system register $\$ 00$ is the ADC interrupt enable flag. When the ADC conversion is complete, It will generate an interrupt request (IRQAD = 1), if the ADC interrupt is enabled (IEAD = 1), an ADC interrupt service routine will start. The ADC interrupt can be used to wake the CPU from HALT mode.

## Timer (Timer0, Timer1) Interrupt

The input clock of Timer0 and Timer1 are based on system clock or external clock/event T0 input as Timer0 source. The timer overflow from $\$ F F$ to $\$ 00$ will generate an internal interrupt request (IRQT0 or IRQT1 = 1), If the interrupt enable flag is enabled (IET0 or IET1 = 1), a timer interrupt service routine will start. Timer interrupt can also be used to wake the CPU from HALT mode.

## SH69P848

## Port Falling Edge Interrupt

Only the digital input port can generate a port interrupt. The analog input can not generate an interrupt request Port Interrupt can be used to wake the CPU from HALT or STOP mode.

## Port Interrupts by Bit

Only the digital input port can generate a port interrupt. The analog input cannot generate an interrupt request.
System Register \$384, \$386: Port Interrupt Enable Flags Register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 384$ | - | - | - | PDIEN.0 | R/W | PORTD interrupt enable flags |
| $\$ 386$ | PBIEN.3 | - | - | - | R/W | PORTB interrupt enable flags |

System register \$385, \$387: Port Interrupt Request Flags Register

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 385$ | - | - | - | PDIF.0 | R/W | PORTD interrupt request flags |
| $\$ 387$ | PBIF.3 | - | - | - | R/W | PORTB interrupt request flags |

## 9. Analog/Digital Converter (ADC)

The 3 channels and 10-bit resolution ADC converter are implemented in this micro-controller.
The ADC converter control registers can be used to define the ADC channel number, select analog channel, reference voltage and conversion clock, start ADC conversion, and set the end of ADC conversion flag. The ADC conversion result register byte is read-only.
The approach for ADC conversion:

- Set analog channel and select reference voltage. (When using the external reference voltage, keep in mind that any analog input voltage must not exceed Vref)
- Operating ADC converter module and select the converted analog channel.
- Set ADC conversion clock source.
-GO/ $\overline{D O N E}=1$, start ADC conversion.
Systems register \$14

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ \mathbf{\$ 1 4}$ | VREFS | - | - | ADCON | R/W | Bit0: Set ADC module operate <br> Bit3: Enable/disable reference voltage |
|  | X | - | - | 0 | R/W | ADC converter module not operating |
|  | X | - | - | 1 | R/W | ADC converter module operating |
|  | 0 | - | - | X | R/W | Enable reference voltage $\left(V_{\text {REF }}=V_{\text {DD }}\right)$ |
|  | 1 | - | - | X | R/W | Disable reference voltage |

Systems register \$16

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 16$ | ACR3 | ACR2 | ACR1 | ACR0 | R/W | Bit3-0: ADC port configuration control |
|  | 0 | 0 | 0 | 0 | R/W | See the following table |

## Set Analog Channels

| ACR3 | ACR2 | ACR1 | ACR0 | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | PD.0 | PB3 | PA.0 |
| 0 | 0 | 0 | 1 | PD.0 | PB.3 | AN0 |
| 0 | 0 | 1 | 0 | PD.0 | PB.3 | AN0 |
| 0 | 0 | 1 | 1 | PD.0 | PB.3 | AN0 |
| 0 | 1 | 0 | 0 | PD.0 | PB.3 | AN0 |
| 0 | 1 | 0 | 1 | PD.0 | PB.3 | AN0 |
| 0 | 1 | 1 | 0 | PD.0 | PB.3 | AN0 |
| 0 | 1 | 1 | 1 | PD.0 | PB.3 | AN0 |
| 1 | X | 0 | 0 | PD.0 | AN7 | AN0 |
| 1 | $X$ | 0 | 1 | AN8 | AN7 | AN0 |
| 1 | $X$ | 1 | $X$ | AN8 | AN7 | AN0 |

System register $\$ 17$ for ADC channel selection

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 17$ | CH 3 | CH 2 | CH 1 | CH 0 | R/W | Bit3-0: Select ADC channel |
|  | 0 | 0 | 0 | 0 | R/W | ADC channel AN0 |
|  | 0 | 1 | 1 | 1 | R/W | ADC channel AN7 |
|  | 1 | X | X | 0 | R/W | ADC channel AN8 |

Note: The value not included in the above table should not be written to Bit0~3 of the $\$ 17$ RAM.

## SH69P848

System register \$2D - \$2F for ADC data

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$2D | X | X | A 1 | A0 | R | ADC data low nibble (Read only) |
| $\$ 2 \mathrm{E}$ | A 5 | A4 | A3 | A2 | R | ADC data medium nibble (Read only) |
| $\$ 2 \mathrm{~F}$ | A9 | A8 | A7 | A6 | R | ADC data high nibble (Read only) |

Systems register \$15

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$15 | GO/DONE | TADC1 | TADC0 | ADCS | R/W | Bit0: Set ADC conversion time Bit2, Bit1: Select ADC clock period Bit3: ADC status flag |
|  | X | X | X | 0 | R/W | ADC conversion tme $=204 \mathrm{t}_{\text {AD }}$ |
|  | X | X | X | 1 | R/W | ADC conversion time $=780 \mathrm{t}_{\mathrm{AD}}$ |
|  | X | 0 | 0 | X | R/W | ADC clock period $\mathrm{t}_{\mathrm{AD}}=$ tosc |
|  | X | 0 | 1 | X | R/W | ADC clock period $\mathrm{t}_{\text {AD }}=4 \mathrm{tosc}^{\text {c }}$ |
|  | X | 1 | 0 | X | R/W | ADC clock period t $\mathrm{taD}=8$ tosc |
|  | X | 1 | 1 | X | R/W | ADC clock period $\mathrm{t}_{\mathrm{AD}}=16$ tosc |
|  | 0 | X | X | X | R/W | ADC conversion not in progress |
|  | 1 | X | X | X | R/W | ADC conversion in progress, when $\operatorname{ADCON}=1$ |



ADC Converter Block Diagram

## Notes:

- Select ADC clock period tAD, make sure that $1 \mu \mathrm{~s} \leq \operatorname{tAD} \leq 33.4 \mu \mathrm{~s}$.
- When the ADC conversion is complete, an ADC converter interrupt occurs (if the ADC converter interrupt is enabled).
- The analog input channels must have their corresponding $\operatorname{PXCR}(X=A, B, D)$ bits selected as inputs.
- If select I/O port as analog input, the I/O functions and pull-high resistor are disabled.
- Bit GO/ $\overline{\mathrm{DONE}}$ is automatically cleared by hardware when the ADC conversion is complete.
- Clearing the GO/ $\overline{\mathrm{DONE}}$ bit during a conversion will abort the current conversion.
- The ADC result register will NOT be updated with the partially completed ADC conversion sample.
- 4tosc wait is required before the next acquisition is started.
- ADC converter could keep on working in HALT mode, and would stop automatic while executing "STOP" instruction.
- ADC converter could wake-up the device from HALT mode (if the ADC converter interrupt is enabled).


## 10. Pulse Width Modulation (PWM)

The SH69P848 consists of one 8+2 PWM modules. The PWM module can provide the pulse width modulation waveform with the period and the duty being controlled, individually. The PWMC is used to control the PWM module operation with proper clocks. The PWMP is used to control the period cycle of the PWM module output. And the PWMD is used to control the duty in the waveform of the PWM module output.
System Register \$20: PWM Control Register (PWMC)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| \$20 | PWM0S | TOCK1 | TOCK0 | PWM0_EN | R/W | Bit0: PWM0 output enable <br> Bit2, Bit1: Select PWM0 clock <br> Bit3: Set PWM0 output mode of duty cycle |
|  | X | X | X | 0 | R/W | Shared with I/O port (Default) |
|  | X | X | X | 1 | R/W | Shared with PWM0 |
|  | X | 0 | 0 | X | R/W | PWM0 clock = tosc (Default) |
|  | X | 0 | 1 | X | R/W | PWM0 clock = 2tosc |
|  | X | 1 | 0 | X | R/W | PWM0 clock = 4tosc |
|  | X | 1 | 1 | X | R/W | PWM0 clock = 8tosc O |
|  | 1 | X | X | X | R/W | PWM0 output normal mode of duty cycle <br> (high active) (Default) |

The PWM0 output pin is shared with PORTC.2.

System Register \$22-\$23: PWM Period Control Register (PWMP)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 22$ | PP0.3 | PP0.2 | PP0.1 | PP0.0 | R/W | PWM0 period low nibble |
| $\$ 23$ | PP0.7 | PP0.6 | PP0.5 | PP0.4 | R/W | PWM0 period high nibble |

PWM output period cycle $=$ [PP0.7, PP0.0] X PWM0 clock.
When [PP0.7, PPO.0] $=00 \mathrm{H}, \mathrm{PWM0}$ outputs GND if the PWM0S bit is set to " 0 ".
When [PP0.7, PP0.0] = 00H, PWM0 outputs high level if the PWM0S bit is set to " 1 ".
System Register \$24-\$26: PWM Duty Control Register (PWMD)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\$ 24$ | - | - | PDF0.1 | PDF0.0 | R/W | PWM0 duty fine tune nibble |
| $\$ 25$ | PD0.3 | PD0.2 | PD0.1 | PD0.0 | R/W | PWM0 duty low nibble |
| $\$ 26$ | PD0.7 | PD0.6 | PD0.5 | PD0.4 | R/W | PWM0 duty high nibble |

Average PWM0 output duty cycle $=([\mathrm{PD} 0.7$, PD0.0] + [PDF0.1, PDF0.0] / 4) X PWM0 clock.
If [PP0.7, PP0.0] $\leq[P D 0.7$, PD0.0], PWM0 outputs high when the PWMOS bit is set to " 0 ".
If [PP0.7, PP0.0] $\leq[P D 0.7, ~ P D 0.0]$, PWM0 outputs GND level when the PWM0S bit is set to " 1 ".

## Note:

- If the I/O port is selected as the PWM output, the I/O functions and pull-high resistor are disabled.
- The writing flow of the PWM0 duty control register is described as follows. First set the fine tune nibble, then the low nibble and set the high nibble at last.
- The writing flow of the PWM0 period control register is described as follows. First set the low nibble, then set the high nibble.
- After the high nibble of the PWM0 period or duty control register is written, the data are loaded into the re-load counter and start counting at next period.
- The reading flow of the PWM0 period or duty control register is at the reverse direction with that described above. First read the high nibble, then read the low nibble.
- PWM could keep on working in the HALT mode, and would stop automatic when the "STOP" instruction is executed.




PWM output Period or Duty cycle changing example

(8+2) bits PWM waveform
In the (8+2) bits PWM waveform, A PWM cycle is divided into 4 modulation cycles( cycle 0 - cycle 3 ), each modulation cycle has certain period decided by period cycle registers(PWMP). The contents of duty cycle register(PWMD) is divided into two parts. The basic part of PWMD is PD0.7-PD0.0. The extended part is PDF0.1 - PDF0.0. In a PWM cycle, the duty cycle of each modulation cycle is shown in the table.

| Parameter | [PDF0.1, PDFO.0] (0-3) | Duty Cycle |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \begin{array}{l} \text { Modulation Cycle I } \\ (\mathrm{I}=0-3) \end{array} \\ & \hline \end{aligned}$ | 1< [PDF0.1, PDF0.0] | ([PD0.7, PD0.0] + 1)/[PP0.7, PP0.0] |
|  | $1 \geq$ [PDF0.1, PDF0.0] | [PD0.7, PD0.0]/[PP0.7, PP0.0] |

The modulation period, cycle period and cycle duty of the PWM output signal are summarized in the following table.

| PWM modulation period | PWM cycle period | PWM cycle duty |
| :--- | :--- | :--- |
| $[\mathrm{PP0} 0.7, \mathrm{PPO} 0.0]^{*}$ tpwm | $4^{*}\left[\mathrm{PP} 0.7, \mathrm{PPO} 0.0{ }^{*}\right.$ tpwm | $\left(4^{*}\right.$ [PD0.7, PD0.0] + [PDF0.1, PDF0.0])/(4*[ PP0.7, PP0.0]) |

## 11. Low Voltage Reset (LVR)

The LVR function is to monitor the supply voltage and generate an internal reset in the device. It is typically used in AC line applications or large battery where heavy loads may be switched in and cause the device voltage to temporarily fall below the specified operating minimum.
The LVR function is selected by the Code option.
The LVR circuit has the following functions when the LVR function is enabled:

- Generates a system reset when $V_{D D} \leq V_{\text {LVR }}$.
- Cancels the system reset when VDD $>V_{\text {Lvr }}$.


## 12. Watchdog Timer (WDT)

The watchdog timer is a count-down counter, and its clock source is an independent built-in RC oscillator, so that it will always run even in the STOP mode. The watchdog timer automatically generates a device reset when it overflows. It can be enabled or disabled permanently by using the code option.

The watchdog timer control bits (\$1E bit2 - bit0) are used to select different overflow frequency. The watchdog timer overflow flag ( $\$ 1 E$ bit3) will be automatically set to " 1 " by hardware when the watchdog timer overflows. By reading or writing the system register $\$ 1 \mathrm{E}$, the watchdog timer should re-count before the overflow happens.

System Register \$1E: Watchdog Timer (WDT)

| Address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | R/W | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$1E | WDT | $\text { WDT. } 2$ | $\text { WDT. } 1$ | $\text { WDT. } 0$ | $\begin{gathered} \text { R/W } \\ R \end{gathered}$ | Bit2-0: Watchdog timer control <br> Bit3: Watchdog timer overflow flag (Read only) |
|  | X | 0 | 0 | 0 | R/W | Watchdog timer-out period $=4096 \mathrm{~ms}$ |
|  | X | 0 | 0 | 1 | R/W | Watchdog timer-out period $=1024 \mathrm{~ms}$ |
|  | X | 0 | 1 | 0 | R/W | Watchdog timer-out period $=256 \mathrm{~ms}$ |
|  | X | 0 | 1 | 1 | R/W | Watchdog timer-out period $=128 \mathrm{~ms}$ |
|  | X | 1 | 0 | 0 | R/W | Watchdog timer-out period $=64 \mathrm{~ms}$ |
|  | X | 1 | 0 | 1 | R/W | Watchdog timer-out period $=16 \mathrm{~ms}$ |
|  | X | 1 | 1 | 0 | R/W | Watchdog timer-out period $=4 \mathrm{~ms}$ |
|  | X | 1 | 1 | 1 | R/W | Watchdog timer-out period $=1 \mathrm{~ms}$ |
|  | 0 | X | X | X | R | No watchdog timer overflow reset |
|  | 1 | X | X | X | R | Watchdog timer overflow, WDT reset happens |

Note: Watchdog timer-out period valid for $V_{D D}=5 \mathrm{~V}$.

## 13. HALT and STOP mode

After the execution of HALT instruction, SH69P848 will enter the HALT mode. In the HALT mode, CPU will STOP operating. But peripheral circuit (Timer0, Timer1, ADC and watchdog timer) will keep status.
After the execution of STOP instruction, SH69P848 will enter the STOP mode. The whole chip (including oscillator) will STOP operating. But watchdog is still enabled.
In the HALT mode, SH69P848 can be waked up if any interrupt occurs.
In the STOP mode, SH69P848 can be waked up if port interrupt occurs or watchdog timer overflow (WDT is enabled).
When CPU is awaked from the HALT/STOP by any interrupt source, it will execute the relevant int serve subroutine at first.
Then the instruction next to HALT/STOP is executed.

## 14. Warm-up Timer

The device has a built-in warm-up timer to eliminate unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

## Power-on Reset

Warm-up time interval:
(1) When oscillator range is $30 \mathrm{kHz}-2 \mathrm{MHz}$, the warm-up counter prescaler divide ratio is $2^{12}$ (4096)
(2) When oscillator range is $2 \mathrm{MHz}-10 \mathrm{MHz}$, the warm-up counter prescaler divide ratio is $2^{14}$ (16384).

## Wake up from stop mode

Warm-up time interval:
(1) In RC oscillator or external clock mode, the warm-up counter prescaler divide ratio is $2^{7}$ (128).
15. Code option

Oscillator type:
OP_OSC [2:0]:
$000=$ External clock (Default)
001 = Internal RC oscillator (4MHz) (Select OSCI pin as PORTE. 0 for normal I/O ports)
010 = Internal RC oscillator ( 4 MHz ) (Select OSCI pin as PORTE. 0 for normal I/O ports)
011 = Internal RC oscillator ( 4 MHz ) (Select OSCI pin as PORTE. 0 for normal I/O ports)
100 = External RC oscillator ( $400 \mathrm{kHz}-10 \mathrm{MHz}$ )
Oscillator range:

```
OP_OSC 3:
    0=2MHz-10MHz (Default)
    1=30kHz-2MHz
```

Watchdog timer:
OP_WDT:
0 = Enable (Default)
1 = Disable
Low Voltage Reset:
OP_LVR:
0 = Disable (Default)
1 = Enable
LVR voltage Range:
OP_LVR0:
$0=$ High LVR voltage (Default)
1 = Low LVR voltage
Chip pin Reset:
OP_RST:
0 = Enable chip pin reset (Default)
1 = Disable chip pin reset (Select RESET pin as PORTE. 1 for an open drain output)

## In System Programming notice for OTP

The In System Programming technology is valid for OTP chip.
The Programming Interface of the OTP chip must be set on user's application PCB, and users can assemble all components including the OTP chip in the application PCB before programming the OTP chip. Of course, it's accessible bonding OTP chip only first, and then programming code and finally assembling other components.
Since the programming timing of Programming Interface is very sensitive, therefore four jumpers are needed (VDD, VPP, SDA, SCK) to separate the programming pins from the application circuit as shown in the following diagram.


The recommended steps are the followings:
(1) The jumpers are open to separate the programming pins from the application circuit before programming the chip.
(2) Connect the programming interface with OTP writer and begin programming.
(3) Disconnect OTP writer and shorten these jumpers when programming is completed.

For more detail information, please refer to the OTP writer user manual.

## Instruction Set

All instructions are one cycle and one-word instructions. The characteristic is memory-oriented operation.

1. Arithmetic and Logical Instruction
1.1 Accumulator Type

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| ADC X (, B) | 00000 0bbb xxx xxxx | $A C<-M x+A C+C Y$ | CY |
| ADCM $\mathrm{X}(\mathrm{B}, \mathrm{B})$ | 00000 1bbb xxx xxxx | $A C, M x<-M x+A C+C Y$ | CY |
| ADD $\mathrm{X}(, \mathrm{B})$ | 00001 0bbb xxx xxxx | $A C<-M x+A C$ | CY |
| ADDM $\mathrm{X}(\mathrm{B}, \mathrm{B})$ | 00001 1bbb xxx xxxx | $A C, M x<-M x+A C$ | CY |
| SBC $\mathrm{X}(, \mathrm{B})$ | 00010 0bbb xxx xxxx | $A C<-M x+-A C+C Y$ | CY |
| SBCM X (, B) | 00010 1bbb xxx xxxx | $A C, M x<-M x+-A C+C Y$ | CY |
| SUB $\mathrm{X}(, \mathrm{B})$ | 00011 Obbb xxx xxxx | $A C<-M x+-A C+1$ | CY |
| SUBM X (, B) | 00011 1bbb xxx xxxx | $A C, M x<-M x+-A C+1$ | CY |
| EOR X (, B) | 00100 0bbb xxx xxxx | $A C<-M x \oplus A C$ |  |
| EORM $\mathrm{X}(\mathrm{} \mathrm{~B}$, | 00100 1bbb xxx xxxx | $A C, M x<-M x \oplus A C$ |  |
| OR $\mathrm{X}(\mathrm{B}, \mathrm{B})$ | 00101 Obbb xxx xxxx | $A C<-M x \mid A C$ |  |
| ORM X (, B) | 00101 1bbb xxx xxxx | $A C, M x<-M x \mid A C$ |  |
| AND $\mathrm{X}(\mathrm{B}$ B) | 00110 0bbb xxx xxxx | $A C<-M x \& A C$ |  |
| ANDM $\mathrm{X}(\mathrm{B}, \mathrm{B})$ | 00110 1bbb xxx xxxx | $A C, M x<-M x \& A C$ |  |
| SHR | 1111000000000000 | $0 \text {-> AC[3], AC[0] -> CY; }$ <br> AC shift right one bit | CY |

### 1.2 Immediate Type

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| ADI X, I | 01000 iiii $x x x$ xxxx | $A C<-M x+1$ | CY |
| ADIM X, I | 01001 iiii xxx xxxx | $A C, M x<-M x+1$ | CY |
| SBI X, I | 01010 iiii xxx xxxx | $A C<-M x+-I+1$ | CY |
| SBIM X, I | 01011 iiii xxx xxxx | $A C, M x<-M x+-1+1$ | CY |
| EORIM $\mathrm{X}, \mathrm{I}$ | 01100 iiii $x x x$ xxxx | $A C, M x<-M x \oplus 1$ |  |
| ORIM $\mathrm{X}, \mathrm{I}$ | 01101 iiii $x x x$ xxxx | $A C, M x<-M x \mid I$ |  |
| ANDIM X, I | 01110 iiii xxx xxxx | $A C, M x<-M x$ \& I |  |

1.3 Decimal Adjustment

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| DAA X | 110010110 xxx xxxx | $\mathrm{AC}, \mathrm{Mx}<-$ Decimal adjust for add | CY |
| DAS X | 110011010 xxx xxxx | $\mathrm{AC}, \mathrm{Mx}<-$ Decimal adjust for sub | CY |

2. Transfer Instruction

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| LDA X (, B) | 00111 Obbb xxx xxxx | AC <-Mx |  |
| STA $\mathrm{X}(, \mathrm{B})$ | 00111 1bbb xxx xxxx | Mx <- AC |  |
| LDI X, I | 01111 iiii xxx xxxx | AC, Mx <-I |  |

## 3. Control Instruction

| Mnemonic | Instruction Code | Function | Flag Change |
| :---: | :---: | :---: | :---: |
| BAZ X | 10010 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}$, if $\mathrm{AC}=0$ |  |
| BNZ X | 10000 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}$, if $\mathrm{AC} \neq 0$ |  |
| BC X | 10011 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}$, if $\mathrm{CY}=1$ |  |
| BNC X | 10001 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}, \quad$ if $\mathrm{CY} \neq 1$ |  |
| BAO X | 10100 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}, \quad$ if $\mathrm{AC}(0)=1$ |  |
| BA1 X | 10101 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}, \quad$ if $\mathrm{AC}(1)=1$ |  |
| BA2 X | 10110 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}, \quad$ if $\mathrm{AC}(2)=1$ |  |
| BA3 X | 10111 xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}, \quad$ if $\mathrm{AC}(3)=1$ |  |
| CALL X | 11000 xxxx xxx xxxx | $\begin{gathered} \mathrm{ST}<-\mathrm{CY}, \mathrm{PC}+1 \\ \mathrm{PC}<-\mathrm{X}(\text { Not include } \mathrm{p}) \end{gathered}$ |  |
| RTNW H, L | 11010 000h hhh IIII | $\begin{gathered} \mathrm{PC}<-\mathrm{ST} ; \\ \mathrm{TBR}<- \text { hhhh, } \quad \mathrm{AC}<- \text { III } \end{gathered}$ |  |
| RTNI | 1101010000000000 | CY, PC <- ST | CY |
| HALT | 1101100000000000 |  |  |
| STOP | 1101110000000000 |  |  |
| JMP X | 1110p xxxx xxx xxxx | $\mathrm{PC}<-\mathrm{X}$ (Include p ) |  |
| TJMP | 1111011111111111 | PC <- (PC11-PC8) (TBR) (AC) |  |
| NOP | 1111111111111111 | No Operation |  |

## Where,

| PC | Program counter | I | Immediate data |
| :---: | :---: | :---: | :---: |
| AC | Accumulator | $\oplus$ | Logical exclusive OR |
| AC | Complement of accumulator | । | Logical OR |
| CY | Carry flag | $\&$ | Logical AND |
| Mx | Data memory | bbb | RAM bank |
| p | ROM page |  |  |
| ST | Stack | TBR | Table Branch Register |

## Electrical Characteristics

## Absolute Maximum Ratings*

DC Supply Voltage . . . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Input / Output Voltage . . . . . . . . . GND-0.3V to VDD+0.3V
Operating Ambient Temperature $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Storage Temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## *Comments

Stresses exceed those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (VDD $=2.4-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Min. | Typ. * | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | VDD | 4.5 | 5.0 | 5.5 | V | $30 \mathrm{kHz} \leq$ fosc $\leq 10 \mathrm{MHz}$ |
| Operating Voltage | VDD | 2.4 | 5.0 | 5.5 | V | $30 \mathrm{kHz} \leq$ fosc $\leq 4 \mathrm{MHz}$ |
| Operating Current | lop | - | 3 | 4.5 | mA | $\text { fosc }=10 \mathrm{MHz}$ <br> All output pins unload, execute NOP instruction, WDT off, ADC disable, LVR off. $V_{D D}=5.0 \mathrm{~V}$ |
|  |  | - | 2 | 3 | mA | $\text { fosc }=4 \mathrm{MHz}$ <br> All output pins unload, execute NOP instruction, WDT off, ADC disable, LVR off. $V_{D D}=5.0 \mathrm{~V}$ |
| Stand by Current (HALT) | IsB1 | - | - | 1.5 | mA | fosc $=10 \mathrm{MHz}$ <br> All output pins unload (HALT mode), WDT off, $A D C$ disable, LVR off. $V_{D D}=5.0 \mathrm{~V}$ |
|  |  | - | - | 1 | mA | $\text { fosc }=4 \mathrm{MHz}$ <br> All output pins unload (HALT mode), WDT off, ADC disable, LVR off. VDD $=5.0 \mathrm{~V}$ |
| Stand by Current (STOP) | ISB2 | - | - | 1 | $\mu \mathrm{A}$ | All output pins unload (STOP mode), WDT off, ADC disable, LVR off. VDD $=5.0 \mathrm{~V}$ |
| WDT Current | Iwdt | - | - | 20 | $\mu \mathrm{A}$ | All output pins unload (STOP mode), WDT on, ADC disable, LVR off, VDD $=5.0 \mathrm{~V}$ |
| Input Low Voltage | $\mathrm{V}_{\text {IL1 }}$ | GND | - | $0.3 \times V_{\text {DD }}$ | V | I/O Ports |
| Input Low Voltage | $\mathrm{V}_{\text {IL2 }}$ | GND | - | $0.2 \times V_{\text {DD }}$ | V | RESET, OSCI |
| Input High Voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | $0.7 \times \mathrm{V}_{\text {dD }}$ | - | VDD | V | I/O Ports |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH} 2}$ | $0.8 \times V_{\text {DD }}$ | - | $V_{D D}$ | V | RESET, OSCI |
| Input Leakage Current | IIL | -1 | - | 1 | $\mu \mathrm{A}$ | Input pad, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ or GND |
| Pull-high Resistor | RPH | 10 | 30 | 50 | $\mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{GND}$ |
| Output Leakage Current | loL | -1 | - | 1 | $\mu \mathrm{A}$ | Open drain output, VDD $=5.0 \mathrm{~V}$ <br> Vout=VDD or GND |
| Output High Voltage | V OH | VDD - 0.7 | - | - | V | I/O Ports, PWM0, $\mathrm{l}_{\text {OH }}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Output Low Voltage | Vol | - | - | GND + 0.6 | V | I/O Ports, PWM0, lol $=20 \mathrm{~mA}, \mathrm{~V} \mathrm{DD}=5.0 \mathrm{~V}$ |

*: Data in "Typ." column is at $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, unless otherwise specified.
Maximum value of the supply current to VDD is 100 mA .
Maximum value of the output current from GND is 150 mA .

AC Electrical Characteristics
( $\mathrm{V} D \mathrm{D}=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$, fosc $=30 \mathrm{kHz}-10 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET pulse width | treset | 10 | - | - | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| WDT Period | twdt | 1 | - | - | ms | $V_{\text {DD }}=5.0 \mathrm{~V}$ |
| Frequency Variation | $\|\Delta F\| / F$ | - | - | 15 | \% | External RC Oscillator $\|\mathrm{F}(5.0 \mathrm{~V})-\mathrm{F}(2.4 \mathrm{~V})\| \mathrm{F}(5.0 \mathrm{~V})$ |
| Internal RC Frequency Variation | fosc | 3.20 | 4.00 | 4.80 | MHz | $V_{\text {DD }}=2.4-5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |
| Instruction cycle time | tcr | 0.4 | - | 133.4 | $\mu \mathrm{S}$ | fosc $=30 \mathrm{kHz}-10 \mathrm{MHz}$ |
| T0 input width | tiw | $($ tcy +40$) / \mathrm{N}$ | - | - | ns | $\mathrm{N}=$ Prescaler divide ratio |
| Input pulse width | tIPW | tiw/2 | - | - | ns |  |

## Timing Waveform

(a) System Clock Timing Waveform

(b) TO Input Waveform


## ADC Converter Electrical Characteristics

(VDD $=2.4 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fosc $=30 \mathrm{kHz}-10 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | NR | - | - | 10 | bit | $\mathrm{GND} \leq \mathrm{V}_{\text {AIN }} \leq \mathrm{V}_{\text {REF }}$ |
| Reference Voltage | $V_{\text {ReF }}$ | 2.4 | - | VDD | V |  |
| ADC Input Voltage | $V_{\text {AIN }}$ | GND | - | VREF | V |  |
| ADC Input Resistor | Rain | 2000 | - | - | k $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ |
| ADC conversion current | $I_{\text {Ad }}$ | - | 500 | 1000 | $\mu \mathrm{A}$ | ADC converter module operating, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Nonlinear Error | Enl | - | - | $\pm 2$ | LSB | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {dD }}=5.0 \mathrm{~V}$ |
| Full scale error | $E_{F}$ | - | - | $\pm 1$ | LSB | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Offset error | Ez | - | - | $\pm 1$ | LSB | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| Total Absolute error | EAd | - | $\pm 1$ | $\pm 2$ | LSB | $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| ADC Clock Period | tad | 1 | - | 33.4 | $\mu \mathrm{S}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{kHz}-10 \mathrm{MHz}$ |
| ADC Conversion Time | tcnv1 | - | 204 | - | $t_{\text {AD }}$ | Set ADCS $=0$ |
| ADC Conversion Time | tcNV2 | - | 780 | - | $\mathrm{t}_{\text {AD }}$ | Set ADCS $=1$ |

## Low Voltage Reset Electrical Characteristics

(GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fosc $=32.768 \mathrm{kHz}-10 \mathrm{MHz}$, unless otherwise specified.)

| Parameter | Symbol | Min. | Typ. | Max. | Unit |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| LVR Voltage (1) | VLVR1 $^{\text {LVA }}$ | 3.8 | - | 4.2 | V | LVR enable |
| LVR Voltage (2) | VLVR2 $^{2}$ | 2.3 | - | 2.7 | V | LVR enable |
| LVR Voltage Pulse Width | tLVR | 500 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\text {LVR }}$ |

## RC oscillator Characteristics Graphs (for reference only)

Internal RC Oscillator Characteristics Graphs (Operating Voltage vs. Frequency):


External RC Oscillator Characteristics Graphs (External Resistor vs. Frequency):


SH69P848

## Application Circuits (For Reference Only):

(1) Operating voltage: 5.0 V
(2) Oscillator: Internal RC 4 MHz
(3) ANO: Temperature analog input;

AN7: Current analog input;
AN8: Battery voltage analog input;
PWMO: PWM output;
PORTE.0: Charging status output


Ordering Information

| Part No. | Package |
| :---: | :---: |
| SH69P848D | 8L DIP |
| SH69P848M | 8L SOP |

## Package Information

P-DIP 8L Outline Dimensions unit: inches/mm


| Symbol | Dimensions in inches | Dimensions in mm |
| :---: | :---: | :---: |
| A | 0.175 Max. | 4.45 Max. |
| A1 | 0.010 Min. | 0.25 Min. |
| A2 | $0.1300 \pm .010$ | $3.30 \pm 0.25$ |
| B | $0.018+0.004$ | $0.46+0.10$ |
|  | -0.002 | -0.05 |
| B1 | $0.060+0.004$ | $1.52+0.10$ |
|  | -0.002 | -0.05 |
| C | $0.010+0.004$ | $0.25+0.10$ |
|  | -0.002 | -0.05 |
| D | 0.360 Typ. (0.380 Max.) | 9.14 Typ. (9.65 Max.) |
| E | $0.300 \pm 0.010$ | $7.62 \pm 0.25$ |
| E1 | 0.250 Typ. (0.262 Max.) | 6.35 Typ. $(6.65 \mathrm{Max})$. |
| e1 | $0.100 \pm 0.010$ | $2.54 \pm 0.25$ |
| L | $0.130 \pm 0.010$ | $3.30 \pm 0.25$ |
| $\alpha$ | $0^{\circ}-15^{\circ}$ | $0^{\circ}-15^{\circ}$ |
| eA | $0.345 \pm 0.035$ | $8.76 \pm 0.89$ |
| S | 0.045 Max. | 1.14 Max. |

## Notes:

1. The maximum value of dimension $D$ includes end flash.
2. Dimension $E_{1}$ does not include resin fins.
3. Dimension $S$ includes end flash.


Detail F


| Symbol | Dimensions in inches | Dimensions in mm |
| :---: | :---: | :---: |
| A | 0.069 Max. | 1.75 Max. |
|  | 0.053 Min. | 1.35 Min. |
| A1 | 0.010 Max. | 0.25 Max. |
|  | 0.004 Min. | 0.10 Min. |
| b | 0.016 Typ. | 0.41 Typ. |
| c | 0.008 Typ. | 0.20 Typ. |
| D | 0.196 Max. | 4.98 Max. |
|  | 0.189 Min. | 4.80 Min. |
| E | 0.157 Max. | 3.99 Max. |
|  | 0.150 Min. | 3.81 Min. |
| e | 0.050 Typ. | 1.27 Typ. |
| He | 0.244 Max. | 6.20 Max. |
|  | 0.228 Min. | 5.79 Min. |
| L | 0.050 Max. | 1.27 Max. |
|  | 0.016 Min. | 0.41 Min. |
| y | 0.004 Max. | 0.10 Max. |
| $\theta$ | $0^{\circ} \sim 8^{\circ}$ | $0^{\circ} \sim 8^{\circ}$ |

## Notes:

(1)The maximum value of dimension D includes end flash.
(2)Dimension $E$ does not include resin fins.

Data Sheet Revision History

| Version | Content | Date |
| :---: | :--- | :---: |
| 0.0 | Original | Jun. 2005 |
| 0.1 | Open Reset option | April. 2006 |

