




- ▼ Low Gate Charge
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant





$BV_{DSS}$	75V
$R_{DS(ON)}$	11m $\Omega$
$I_D$	80A

## Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-263 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters. The through-hole version (AP75N07GP) are available for low-profile applications.



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	75	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	80	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	56	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	300	A
$P_D@T_C=25^\circ C$	Total Power Dissipation	156	W
	Linear Derating Factor	1.25	W/ $^\circ C$
$E_{AS}$	Single Pulse Avalanche Energy <sup>3</sup>	450	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

## Thermal Data

Symbol	Parameter	Value	Units
Rthj-c	Thermal Resistance Junction-case	Max. 0.8	$^\circ C/W$
Rthj-a	Thermal Resistance Junction-ambient	Max. 62	$^\circ C/W$



# AP75N07GP/S

## Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=1mA$	75	-	-	V
$\Delta BV_{DSS}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_D=1mA$	-	0.08	-	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10V, I_D=40A$	-	-	11	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1	-	3	V
$g_{fs}$	Forward Transconductance	$V_{DS}=10V, I_D=40A$	-	40	-	S
$I_{DSS}$	Drain-Source Leakage Current ( $T_j=25^\circ\text{C}$ )	$V_{DS}=75V, V_{GS}=0V$	-	-	10	$\mu A$
	Drain-Source Leakage Current ( $T_j=150^\circ\text{C}$ )	$V_{DS}=60V, V_{GS}=0V$	-	-	100	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_D=40A$	-	83	130	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS}=60V$	-	10	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	$V_{GS}=4.5V$	-	51	-	nC
$t_{d(on)}$	Turn-on Delay Time <sup>2</sup>	$V_{DD}=40V$	-	15	-	ns
$t_r$	Rise Time	$I_D=30A$	-	73	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=10\Omega, V_{GS}=10V$	-	340	-	ns
$t_f$	Fall Time	$R_D=1.33\Omega$	-	200	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0V$	-	4270	6830	pF
$C_{oss}$	Output Capacitance	$V_{DS}=25V$	-	690	-	pF
$C_{riss}$	Reverse Transfer Capacitance	$f=1.0MHz$	-	320	-	pF
$R_g$	Gate Resistance	$f=1.0MHz$	-	1.8	2.7	$\Omega$

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$T_j=25^\circ\text{C}, I_S=40A, V_{GS}=0V$	-	-	1.5	V
$t_{rr}$	Reverse Recovery Time	$I_S=40A, V_{GS}=0V$	-	90	-	ns
$Q_{rr}$	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	235	-	nC

### Notes:

1. Pulse width limited by safe operating area.
2. Pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
3. Starting  $T_j=25^\circ\text{C}$ ,  $V_{DD}=50V$ ,  $L=1mH$ ,  $R_G=25\Omega$ ,  $I_{AS}=30A$ .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. On-Resistance vs. Drain Current



# AP75N07GP/S




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform