# CMOS IC

# 3 1/2 DIGIT, LCD DISPLAY, A/D CONVERTERS

### DESCRIPTION

The UTC 7106 is a high performance, low power, 3 1/2 digit A/D converter. Included are seven segment decoders, display drivers, a reference, and a clock.


The UTC 7106 is designed to interface with a liquid crystal display (LCD) and includes a multiplexed backplane drive.

The UTC 7106 bring together a combination of high accuracy, versatility, and true economy. It features auto zero to less than 10  $\mu$ V, zero drift of less than 1  $\mu$ V/ ,input bias current of 10pA (Max),and rollover error of less than one count. True differential inputs and reference are useful in all system, but give the designer an uncommon advantage when measuring load cells, strain gauges and other bridge type transducers. Finally, the true economy of single power supply operation, enables a high performance panel meter to be built with the addition of only 10 passive components and a display.

### FEATURES

\*Guaranteed Zero Reading for 0V Input on All Scales

- \*True Polarity at Zero for Precise Null Detection
- \*1pA Typical Input Current
- \*True Differential Input and Reference, Direct Drive LCD Display
- \*Low Noise-Less Than 15  $\mu$  Vp-p
- \*On Chip Clock and Reference
- \*Low Power Dissipation-Typically Less Than 10mW
- \*No Additional Active Circuits Required
- \*Enhanced Display Stability




\*Pb-free plating product number: 7106L

UTC UNISONIC TECHNOLOGIES CO., LTD.

OW-R502-018 B

# CMOS IC

### **PIN CONFIGURATIONS**



UTC UNISONIC TECHNOLOGIES CO., LTD.

QW-R502-018,B

# CMOS IC

### ABSOLUTE MAXIMUM RATINGS(Ta=25)

| PARAMETER                                    | SYMBOL             | RATINGS | UNIT |
|--|--------------------|---------|------|
| Supply Voltage (V+ ~ V-)                     | V <sub>DD</sub>    | 15      | V    |
| Analog Input Voltage (Either Input) (Note 1) | V <sub>I,ANG</sub> | V+ ~ V- | V    |
| Reference Input Voltage (Either Input)       | V <sub>I,REF</sub> | V+ ~ V- | V    |
| Operating Temperature Range                  | T <sub>OP</sub>    | 0 ~ +70 |      |

### THERMAL INFORMATION

| PARAMETER  |        | SYMBOL | RATINGS    | UNIT   |
|--|--------|--------|------------|--------|
| Thermal Resistance (Tyical, Note 2)                    |        |        |            |        |
|  | DIP-40 | θја    | 50         | (°C/W) |
|  | QFP-44 | ÐJA    | 75         |        |
| Maximum Junction Temperature                           |        | TJ     | 150        | °C     |
| Maximum Storage Temperature Range                      |        | Tstg   | -65 ~ +150 | °C     |
| Maximum Lead Temperature (Soldering 10s) (QFP-44 only) |        | TLOAD  | 300        | °C     |

Note 1: Input voltages may exceed the supply voltages provided the input current is limited to  $\pm 100 \,\mu$  A.

Note 2: θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

### ELECTRICAL CHARACTERISTICS (Note 3)

| PARAMETER                                       | SYMBOL | TEST CONDITIONS   | MIN    | TYP      | MAX    | UNIT               |
|---|--------|---|--------|----------|--------|--------------------|
| SYSTEM PERFORMANCE                              |        |   |        |          |        |                    |
| Zero Input Reading                              | Rz     | Viℕ=0.0V, Full Scale=200mV  | -000.0 | ±000.0   | +000.0 | Digital<br>Reading |
| Ratiometric Reading                             | RR     | VIN=VREF, VREF=100mV  | 999    | 999/1000 | 1000   | Digital<br>Reading |
| Rollover Error                                  | Er     | -VIN=+VIN 200mV<br>Difference in Reading for<br>Equal Positive and Negative<br>Inputs Near Full Scale |        | ±0.2     | ± 1    | Counts             |
| Linearity                                       | L      | Full Scale=200mV or Full<br>Scale=2V Maximum Devi-<br>ation from Best Straight Line<br>Fit (Note 5)   |        | ±0.2     | ±1     | Counts             |
| Common Mode Rejection Ratio                     | CMRR   | Vсм=1V,Vi∾=0V,<br>Full Scale=200mV(Note 5)  |        | 50       |        | μ V/V              |
| Noise   | VN     | VIN=0V,Full Scale=200mV<br>(Peak-To-Peak Value Not<br>Exceeded 95% of Time)                           |        | 15       |        | μV                 |
| Leakage Current Input                           | ١L     | VIN=0(Note 5)   |        | 1        | 10     | pА                 |
| Zero Reading Drift                              | Dzr    | VIN=0, 0 ~ 70 (Note 5)  |        | 0.2      | 1      | μ V/               |
| Scale Factor Temperature<br>Coefficient         | Φτ,s   | Viℕ=199mV, 0 ~ 70 ,<br>(Ext.Ref.0ppm/ ) (Note 5)  |        | 1        | 5      | ppm/               |
| End Power Supply Character V+<br>Supply Current | IEP    | VIN=0   |        | 1.0      | 1.8    | mA                 |
| COMMON Pin Analog Common<br>Voltage             | Vсом   | 25k Between Common<br>and Positive Supply (With<br>Respect to +Supply)                                | 2.4    | 3.0      | 3.2    | V                  |

UTC UNISONIC TECHNOLOGIES CO., LTD.

3


# CMOS IC

| PARAMETER  | SYMBOL | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|--|--------|--|-----|-----|-----|------|
| Temperature Coefficient of Analog<br>Common                                      | Φt,a   | 25k Between Common<br>and Positive Supply (With<br>Respect to +Supply) |     | 80  |     | ppm/ |
| DISPLAY DRIVER   |        |  |     |     |     |      |
| Peak-To-Peak Segment Drive<br>Voltage<br>Peak-To-Peak Backplane Drive<br>Voltage | Vd,pp  | V+ ~ V-=9V(Note 4)   | 4   | 5.5 | 6   | V    |

Note 3: Unless otherwise noted, specifications apply to the UTC 7106 at  $T_a=25$ , fcLock=48kHz, UTC 7106 is tested in the circuit of Figure 1.

Note 4: Back plane drive is in phase with segment drive for"off"segment,180 degrees out of phase for"on" segment .Frequency is 20 times conversion rate. Average DC component is less than 50mV. Note 5: Not tested, guaranteed by design.

### TYPICAL APPLICATIONS AND TEST CIRCUITS (LCD DISPLAY COMPONENTS SELECTED FOR 200mV FULL SCALE)



### **DESIGN INFORMATION SUMMARY SHEET**

\*OSCILLATOR FREQUENCY fosc=0.45/RC Cosc>50pF, Rosc>50k fosc (Typ)=48kHz

\*OSCILLATOR PERIOD tosc=RC/0.45 \*INTEGRATION CLOCK FREQUENCY



CMOS IC

fclock=fosc/4

\*INTEGRATION PERIOD tINT=1000 × (4/fosc) \*60/50Hz REJECTION CRITERION tINT/t60Hz or tINT/t50Hz=Integer

\*OPTIMUM INTEGRATION CURRENT INT=4  $\mu$  A

\*FULL SCALE ANALOG INPUT VOLTAGE VINFS (Typ)=200mV or 2V

\*INTEGRATE ESISTOR RINT= VINFS/ IINT

\*INTEGRATE CAPACITOR CINT=(tINT)(INT)/ VINT

\*INTEGRATOR OUTPUT VOLTAGE SWING VINT=(tINT)/ IINT)/ CINT

\*VINT MAXIMUM SWING (V- + 0.5V)<VINT<(V+ - 0.5V), VINT (Typ)=2V

\*DISPLAY COUNT COUNT=1000 × VIN/VREF

\*CONVERSION CYCLE tcyc=tcLock × 4000 tcyc=tosc × 16,000 When fosc=48kHz, tcyc=333ms

\*COMMON MODE INPUT VOLTAGE (V- + 1V)<VIN<(V+ - 0.5V)

\*AUTO-ZERO CAPACITOR 0.01 µ F<Caz<1 µ F

\*REFERENCE CAPACITOR 0.1 µ F<CREF<1 µ F

\*Vсом Biased between Vi and V-

\*Vcom V+ - 2.8V Regulation lost when V+ to V- < 6.8V If Vcom is externally pulled down to (V+ to V-)/2, the Vcom circuit will turn off.

\*POWER SUPPLY: SINGLE 9V V+ - V- =9V



5

CMOS IC


Vgnd V+ - 4.5V

Digital supply is generated by internal parts.

\*DISPLAY: LCD

Type: Direct drive with digital logic supply amplitude.

### **TYPICAL INTEGRATOR AMPLIFIER OUTPUT WAVEFORM (INT PIN)**



TOTAL CONVERSION TIME=4000 x tcLock=16,000 x tosc

### **DETAILED DESCRIPTION**

#### ANALOG SECTION

Figure 1 shows the Analog Section for the UTC 7106. Each measurement cycle is divided into three phases. They are(1) auto-zero(A-Z), (2)signal integrate (INT) and (3)de-integrate(DE).

#### AUTO-ZERO PHASE

During auto-zero three things happen. First, input high and low are disconnected from the pins and internally shorted to analog COMMON. Second, the reference capacitor is charged to the reference voltage. Third, a feedback loop is closed around the system to charge the auto-zero capacitor CAz to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, the A-Z accuracy is limited only by the noise of the system. In any case, the offset referred to the input is less than 10 µ V.

#### SIGNAL INTEGRATE PHASE

During signal integrate, the auto-zero loop is opened, the internal short is removed, and the internal input high and low are connected to the external pins. The converter then integrates the differential voltage between IN HI and IN LO for a fixed time. This differential voltage can be within a wide common mode range: up to 1V from either supply. if, on the other hand, the input signal has no return with respect to the converter power supply, IN LO can be tied to analog COMMON to establish the correct common mode voltage. At the end of this phase, the polarity of the integrated signal is determined.

### **DE-INTEGRATE PHASE**

The final phase is de-integrate, or reference integrate. Input low is internally connected to analog COMMON and input high is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal. Specifically the digital reading displayed is:

DISPLAY COUNT=1000( VIN/ VREF ).

#### DIFFERENTIAL INPUT

The input can accept differential voltages anywhere within the common mode range of the input amplifier, or specifically from 0.5V below the positive supply to 1V above the negative supply. In this range, the system has a CMRR of 86dB typical. However, care must be exercised to assure the integrator output does not saturate. A worst



## CMOS IC

case condition would be a large positive common mode voltage with a near full scale negative differential input voltage. The negative input signal drives the integrator positive when most of its swing has been used up by the positive common mode voltage. For these critical applications the integrator output swing can be reduced to less than the recommended 2V full scale swing with little loss of accuracy. The integrator output can swing to within 0.3V of either supply without loss of linearity.

#### DIFFERENTIAL REFERENCE

The reference voltage can be generated anywhere within the power supply voltage of the converter. The main source of common mode error is a roll-over voltage caused by the reference capacitor losing or gaining charge to stray capacity on its nodes. If there is a large common mode voltage, the reference capacitor can gain charge (increase voltage) when called up to de-integrate a positive signal but lose charge (decrease voltage) when called up to de-integrate a positive signal but lose charge (decrease voltage) when called up to de-integrate a negative input signal. This difference in reference for positive or negative input voltage will give a roll-over error. However, by selecting the reference capacitor such that it is large enough in comparison to the stray capacitance, this error can be held to less than 0.5 count worst case. (See Component Value Selection)




FIGURE 1. ANALOG SECTION

#### ANALOG COMMON

This pin is included primarily to set the common mode voltage for battery operation (UTC 7106) or for any system where the input signals are floating with respect to the power supply. The COMMON pin sets a voltage that is approximately 2.8V more negative than the positive supply. This is selected to give a minimum end-of-life battery voltage of about 6V. However, analog COMMON has some of the attributes of a reference voltage. When the total supply voltage is large enough to cause the zener to regulate(>7V), the COMMON voltage will have a low voltage coefficient (0.001%/V), low output impedance ( 15 ), and a temperature coefficient typically less than 80ppm/.

The UTC 7106, with its negligible dissipation, suffers from none of these problems. In either case, an external reference can easily be added, as shown in Figure 1.


Analog COMMON is also used as the input low return during auto-zero and de-integrate. If IN LO is different from analog COMMON, a common mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in some applications IN LO will be set at a fixed known voltage(power supply common for instance).In this application, analog COMMON should be tied to the same point, thus removing the common mode voltage from the converter. The same holds true for the reference voltage. If reference can be conveniently tied to analog COMMON, it should be since this removes the common mode voltage from the reference system.

Within the IC, analog COMMON is tied to an N-Channel FET that can sink approximately 30mA of current to hold the voltage 2.8V below the positive supply (when a load is trying to pull the common line positive). However, there is

UTC UNISONIC TECHNOLOGIES CO., LTD. 7

# CMOS IC

only 10 µ A of source current, so COMMON may easily be tied to a more negative voltage thus overriding the internal reference.





### TEST

The TEST pin serves two function. On the UTC 7106 it is coupled to the internally generated digital supply through a 500 resistor. Thus it can be used as the negative supply for externally generated segment drivers such as decimal points or any other presentation the user may want to include on the LCD display. Figures 3 and 4 show such an application. No more than a 1mA load should be applied.

The second function is a "lamp test". When TEST is pulled high (to V+) all segments will be turned on and the display should read "1888". The TEST pin will sink about 15mA under these conditions.

CAUTION: In the lamp test mode, the segments have a constant DC voltage (no square-wave). This may burn the LCD display if maintained for extended periods.




FIGURE 3. SIMPLE INVERTER FOR FIXED DECIMAL POINT FIGURE 4. EXCLUSIVE "OR" GATE FOR DECIMAL POINT DRIVE

#### DIGITAL SECTION

Figure 5 show the digital section for the UTC 7106, respectively. In the UTC 7106, an internal digital ground is generated from a 6V Zener diode and a large P-Channel source follower. This supply is made stiff to absorb the relative large capacitive currents when the back plane(BP) voltage is switchied. The BP frequency is the clock frequency divided by 800. For three readings/sec, this is a 60Hz square wave with a nominal amplitude of 5V. The

JTC UNISONIC TECHNOLOGIES CO., LTD.

8

## CMOS IC

segments are driven at the same frequency and amplitude and are in phase with BP when OFF, but out of phase when ON. In all cases negligible DC voltage exists across the segments.




FIGURE 5. DIGITAL SECTION

### SYSTEM TIMING

Figure 6 shows the clocking arrangement used in the UTC 7106. Two basic clocking arrangements can be used: 1. Figure 6A. An external oscillator connected to pin 40.

2. Figure 6B. An R-C oscillator using all three pins.


The oscillator frequency is divided by four before it clocks the decade counters. It is then further divided to form the three convert-cycle phases. These are signal integrate (1000 counts), reference de-integrate(0 to 2000 counts) and auto-zero(1000 ~ 3000 counts). For signals less than full scale. auto-zero gets the unused portion of reference de-integrate. This makes a complete measure cycle of 4,000 counts (16,000 clock pulses) independent of input voltage. For three readings/second, an oscillator frequency of 48kHz would be used.

To achieve maximum rejection of 60Hz pickup, the signal integrate cycle should be a multiple of 60Hz. Oscillator frequencies of 240kHz, 120kHz, 80kHz, 60kHz, 48kHz, 40kHz, 33 1/3kHz, etc should be selected. For 50Hz rejection, Oscillator frequencies of 200kHz, 100kHz, 66 2/3kHz, 50kHz, 40kHz, etc would be suitable. Note that 40kHz (2.5 readings/second) will reject both 50Hz and 60Hz (also 400Hz and 440Hz).



QW-R502-018,B

## CMOS IC



### FIGURE 6. CLOCK CIRCUITS

### COMPONENT VALUE SELECTION

#### Integrating Resistor

Both the buffer amplifier and the integrator have a class A output stage with  $100 \ \mu$  A of quiescent current. They can supply 4  $\mu$  A of drive current with negligible nonlinearity. The integrating resistor should be large enough to remain in this very linear region over the input voltage range, but small enough that undue leakage requirements are not placed on the PC board. For 2V full scale, 470k is near optimum and similarly a 47k for a 200mV scale.

### **Integrating Capacitor**

The integrating capacitor should be selected to give the maximum voltage swing that ensures tolerance buildup will not saturate the integrator swing(approximately. 0.3V from either supply). In the UTC 7106, when the analog COMMON is used as a reference, a nominal+2V fullscale integrator swing is fine. For three readings/second (48kHz clock) nominal values for CINT are 0.22  $\mu$  F and 0.10  $\mu$  F, respectively. Of course, if different oscillator frequencies are used, these values should be changed in inverse proportion to maintain the same output swing.

An additional requirement of the integrating capacitor is that it must have a low dielectric absorptiont to prevent roll-over errors. While other types of capacitors are adequate for this application, polypropylene capacitors give undetectable errors at reasonable cost.

### Auto-Zero Capacitor

The size of the auto-zero capacitor has some influence on the noise of the system. For 200mV full scale where noise is very important, a  $0.47 \,\mu$  F capacitor is recommended. On the 2V scale, a  $0.047 \,\mu$  F capacitor increases the speed of recovery from overload and is adequate for noise on this scale.

### **Reference Capacitor**

A 0.1  $\mu$  F capacitor gives good results in most applications. However, where a large common mode voltage exists (i.e.,the REF LO pin is not at analog COMMON)and a 200mV scale is used, a larger value is required to prevent roll-ovre error. Generally 1  $\mu$  F will hold the roll-over error to 0.5 count in this instance.

#### **Oscillator Components**

For all ranges of frequency a 91k resistor is recommended and the capacitor is selected from the equation: f= 0.45/RC For 48kHz Clock (3 Readings/sec), C=100pF.

### **Reference Voltage**

The analog input required to generate full scale output (2000 counts) is: VIN=2VREF. Thus, for the 200mV and 2V scale, VREF should equal 100mV and 1V, respectively. However, in many applications where the A/D is connected to a transducer, there will exist a scale factor other than unity between the input voltage and the digital reading. For instance, in a weighing system, the designer might like to have a full scale reading when the voltage from the

JTC UNISONIC TECHNOLOGIES CO., LTD.


10

## CMOS IC

transducer is 0.662V. Instead of dividing the input down to 200mV, the designer should use the input voltage directly and select VREF=0.341V. Suitable values for integrating resistor and capacitor would be 120k and 0.22  $\mu$  F. This makes the system slightly quieter and also avoids a divider network on the input.

### **TYPICAL APPICATIONS**

The UTC 7106 may be used in a wide variety of configurations. The circuits which follow show some of the possibilities, and serve to illustrate the exceptional versatility of these A/D converters.



Values shown are for 200mV full scale,3 readings/sec.,floating supply voltage(9V battery).



UTC UNISONIC TECHNOLOGIES CO., LTD.

QW-R502-018,B

### TYPICAL APPLICATIONS (Continued)





FIGURE 8. RECOMMENDED COMPONENT VALUES FOR 2V FULL SCALE



QW-R502-018,B

## CMOS IC

### TYPICAL APPLICATIONS (Continued)




A sillicon diode-connected transistor has a temperature coefficient of about -2mV/. Calibration is achieved by placing the sensing transistor in ice water and adjusting the zeroing potentiometer for a 000.0 reading.The sensor should then be placed in boiling water and the scale-factor potentiometer adjusted for a 100.0 reading

FIGURE 9. USED AS A DIGITAL CENTIGRADE THERMOMETER



QW-R502-018,B

### **TYPICAL APPLICATIONS (Continued)**




CD4077

FIGURE 10. CIRCUIT FOR DEVELOPING UNDERRANGE AND OVERRANGE SIGNAL FROM UTC 7106 OUTPUTS

UTC UNISONIC TECHNOLOGIES CO., LTD.

QW-R502-018,B

### TYPICAL APPLICATIONS (Continued)



Test is used as a common-mode reference level to ensure compatiblity with most op amps.

FIGURE 11. AC TO DC CONVERTER WITH UTC 7106

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

UTC UNISONIC TECHNOLOGIES CO., LTD.

15