

# UBA2035TS

HF Full-bridge control IC for HID lighting

Rev. 03 — August 2006

Preliminary data sheet

## 1. General description

The UBA2035 is a high voltage monolithic integrated circuit manufactured in a High Voltage Silicon On Insulator process. This circuit is designed for driving MOSFETs in a full bridge configuration. In addition, it features a disable function, an internal adjustable oscillator and an external clock input function with a high-voltage level shifter for driving the bridge. To guarantee an accurate 50% duty cycle, the oscillator signal can be passed through a divider before being fed to the output drivers.

The UBA2035 is especially suitable for High Intensity Discharge lamp drivers for beamers and general lighting applications in which a small non overlap time is required.

## 2. Features

- n Full bridge driver circuit
- n Integrated bootstrap diodes
- n 550V series regulator input to make the internal supply
- n 550 V maximum bridge voltage
- n Accurate bridge disable function
- n Input for start-up delay
- n Adjustable oscillator frequency
- n Selectable frequency divider
- n Predefined bridge position during start-up
- n A fixed non overlap (< 200ns)

## 3. Applications

- n The UBA2035 can drive (via the power MOSFETs) any kind of load in a full bridge configuration.
- n The circuit is especially designed as a commutator for High Intensity Discharge (HID) lamps in beamer and general lighting applications in which a very short non overlap time is essential.

## 4. Ordering information

Table 1: Ordering information

	Package		
	Name	Description	Version
UBA2035TS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1

**PHILIPS**

5. Block diagram




Fig 1. Block diagram

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin assignment SSOP28 package (top view)

### 6.2 Pin description

Table 2: Pin description

Symbol	Pin	Description
VSS <sub>CLK</sub>	1	negative supply voltage for logic oscillator input
CLK	2	oscillator input
VDD <sub>CLK</sub>	3	positive supply voltage for logic oscillator input
n.c.	4	not connected
n.c.	5	not connected
HV	6	high voltage supply input for internal series regulator
n.c.	7	not connected
n.c.	8	not connected
VDD	9	internal low voltage supply
SU	10	input for startup delay
DD	11	input for divider disable
BD	12	input for bridge disable
RC	13	RC input for internal oscillator
SGND	14	signal ground
GHL	15	gate driver output for upper left MOSFET

**Table 2:** Pin description ...continued

Symbol	Pin	Description
FSL	16	floating supply left
SHL	17	source upper left MOSFET
n.c.	18	not connected
n.c.	19	not connected
GLL	20	gate driver output for lower left MOSFET
PGND	21	power ground
n.c.	22	not connected
GLR	23	gate driver output for lower left MOSFET
n.c.	24	not connected
n.c.	25	not connected
SHR	26	source upper right MOSFET
FSR	27	floating supply right
GHR	28	gate driver upper right MOSFET

## 7. Functional description

### 7.1 Supply voltage

The UBA2035 is powered by a supply voltage applied to pin HV, for instance the supply voltage of the full bridge. The IC generates its own low supply voltage for its internal circuitry. Therefore an additional low voltage supply is not required. A capacitor has to be connected to pin  $V_{DD}$  to obtain a ripple-free internal supply voltage. The circuit can also be powered by a low voltage supply directly applied to pin  $V_{DD}$ . In this case pin HV should be connected to pin  $V_{DD}$  or pin SGND. The maximum current which the internal series regulator can deliver, is temperature dependent. This is depicted in [Figure 3](#).

### 7.2 Start up

With an increasing supply voltage the IC enters the start-up state i.e. the upper power transistors are set in off-state and the lower power transistors are switched on. During the start-up state the bootstrap capacitors are charged. The start-up state is defined until  $V_{DD} = V_{DD(\text{start})}$  or  $V_{HV} = V_{HV(\text{start})}$ . The state of the outputs during the start-up phase is overruled by the bridge disable function.

### 7.3 Oscillation state

At the moment the supply voltage on pin  $V_{DD}$  exceeds  $V_{DD(\text{start})}$  or the supply voltage on pin  $V_{HV}$  exceeds  $V_{HV(\text{start})}$ , the output voltage of the fullbridge depends on the control signal on pin CLK, SU, DD and BD. This is listed in [Table 3](#)

As soon as the supply voltage on pin  $V_{DD}$  becomes lower than  $V_{DD(\text{stop})}$  or the supply voltage on pin  $V_{HV}$  becomes lower than  $V_{HV(\text{stop})}$ , the IC enters the start-up state again.

**Table 3: Driver**

Gate driver output voltages as function of the logical levels at the pins BD, SU, DD and EXTDR

Device state	BD	SU	DD	CLK	GHL	GHR	GLL	GLR
Start up state	1				0 (=V <sub>SHL</sub> )	0 (=V <sub>SHR</sub> )	0 (=V <sub>PGND</sub> )	0 (=V <sub>PGND</sub> )
	0				0 (=V <sub>SHL</sub> )	0 (=V <sub>SHR</sub> )	1 (=V <sub>VDD</sub> )	1 (=V <sub>VDD</sub> )
Oscillation state	1				0 (=V <sub>SHL</sub> )	0 (=V <sub>SHR</sub> )	0 (=V <sub>PGND</sub> )	0 (=V <sub>PGND</sub> )
	0	0			0 (=V <sub>SHL</sub> )	0 (=V <sub>SHR</sub> )	1 (=V <sub>VDD</sub> )	1 (=V <sub>VDD</sub> )
	0	1	1	1	0 (=V <sub>SHL</sub> )	1 (=V <sub>FSR</sub> )	1 (=V <sub>VDD</sub> )	0 (=V <sub>PGND</sub> )
	0	1	1	0	1 (=V <sub>FSL</sub> )	0 (=V <sub>SHR</sub> )	0 (=V <sub>PGND</sub> )	1 (=V <sub>VDD</sub> )
	0	1	0	1 → 0	$\overline{\text{GHL}}$	$\overline{\text{GHR}}$	$\overline{\text{GLL}}$	$\overline{\text{GLR}}$

[1] If pin DD = 0 the bridge enters the state (oscillation state and pin BD = 0 and pin SU = 1) in the pre-defined position : V<sub>GHL</sub> = V<sub>FSL</sub>, pin V<sub>GLR</sub> = V<sub>VDD</sub>, pin V<sub>GLL</sub> = V<sub>PGND</sub> and pin V<sub>GHR</sub> = V<sub>SHR</sub>.

[2] Only if the level of pin CLK changes from logical 1 to 0, the level of outputs GHL, GHR, GLL and GLR changes.

In case that there is no external clock available, the internal oscillator can be used. The design equation for the bridge oscillator frequency is :

$$f_{bridge} = \frac{1}{k_{osc} \times R_{osc} \times C_{osc}}$$

R<sub>osc</sub> and C<sub>osc</sub> are external components connected to the RC pin (R<sub>osc</sub> connected to pin VDD and C<sub>osc</sub> connected to pin SGND). In this situation the pins VDDclk, CLK and VSSclk can be connected to SGND.

The clock signal, either coming from pin RC or pin CLK, can be divided by two in order to obtain a 50% dutycycle gate drive signal. This can be achieved by apply a voltage to the DD input lower than V<sub>DD(L)</sub> (for instance connect pin DD to pin SGND).

## 7.4 Non overlap time

In the full bridge configuration the non overlap time is defined as the time between turning off the two conducting MOSFETs and turning on the two other MOSFETs. The (very small) non overlap time is internally fixed to t<sub>no</sub>, which allows an HID system to operate with a very small phase angle between load current and full bridge voltage (pins SHL and SHR). This can be beneficial for HID systems in which the lamp is ignited via a resonance network.

## 7.5 Start up delay

A simple RC filter (R between pin V<sub>DD</sub> and pin SU; C between pin SU and pin SGND) or a control signal from a processor can be used to make a start up delay. This can be beneficial for those applications in which building up the high voltage takes a larger amount of time : A start up delay will ensure that the HID system will not start up before this high voltage has settled.

## 7.6 Bridge disable

The bridge disable function can be used to switch off all the MOSFETs as soon as the voltage on pin BD exceeds the bridge disable voltage V<sub>BD</sub>. The bridge disable function overrules all the other states.

## 8. Limiting values

**Table 4: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are measured with respect to signal ground (pin 14); positive currents flow into the chip. The voltage ratings are valid provided other ratings are not violated.

Symbol	Parameter	Conditions	Min	Max	Unit
<b>General</b>					
T <sub>amb</sub>	ambient temperature		-40	+125	°C
T <sub>j</sub>	junction temperature		-40	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
<b>Voltages</b>					
V <sub>VDD</sub>	supply voltage (low voltage)		0	+14	V
V <sub>HV</sub>	supply voltage (high voltage)		0	+550	V
V <sub>SHL</sub>	source voltage for higher left MOSFET	with respect to PGND and SGND	-3	+550	V
V <sub>SHR</sub>	source voltage for higher right MOSFET	with respect to PGND and SGND	-3	+550	V
V <sub>FSL</sub>	floating supply voltage left	with respect SHL	0	+14	V
V <sub>FSR</sub>	floating supply voltage right	with respect SHR	0	+14	V
V <sub>GHL</sub>	gate output voltage upper left		V <sub>SHL</sub>	V <sub>FSL</sub>	V
V <sub>GHR</sub>	gate output voltage upper right		V <sub>SHR</sub>	V <sub>FSR</sub>	V
V <sub>GLL</sub>	gate output voltage lower left		V <sub>PGND</sub>	V <sub>VDD</sub>	V
V <sub>GLR</sub>	gate output voltage lower right		V <sub>PGND</sub>	V <sub>VDD</sub>	V
V <sub>PGND</sub>	power ground voltage		0	+5	V
V <sub>VSSclk</sub>	negative supply for CLK input		-0.9	14	V
V <sub>VDDclk</sub>	positive supply for CLK input	with respect to VSSclk	0	14	V
V <sub>i(CLK)</sub>	input voltage on pin CLK	with respect to VSSclk	0	14	V
V <sub>i(RC)</sub>	input voltage on pin RC		0	V <sub>VDD</sub>	V
V <sub>i(SU)</sub>	input voltage on pin SU		0	V <sub>VDD</sub>	V
V <sub>i(BD)</sub>	input voltage on pin BD		0	V <sub>VDD</sub>	V
V <sub>i(DD)</sub>	input voltage on pin DD		0	V <sub>VDD</sub>	V
SR <sub>bridge</sub>	slewrate on pins SHL, SHR			4	V/ns

### Currents

**Table 4:** Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are measured with respect to signal ground (pin 14); positive currents flow into the chip. The voltage ratings are valid provided other ratings are not violated.

Symbol	Parameter	Conditions	Min	Max	Unit
$I_{VSSclk}$	negative supply for CLK input		-1		mA
$R_{RC}$	resistor connected between pins VDD and RC		100		kOhm
<b>ESD</b>					
$V_{ESD}$	electrostatic discharge voltage				
	human body model	HV, VSSclk, VDDclk, CLK, FSL, FSR, GHL, GHR, SHL, SHR	-	900	V
		other pins	-	2kV	kV
	machine model	all pins	-	200	V
	CDM model	all pins	-	tbf	V

## 9. Thermal characteristics

**Table 5:** Thermal characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	100		K/W

## 10. Characteristics

**Table 6:** Characteristics

$T_j = 25\text{ }^\circ\text{C}$ ; all voltages are measured with respect to signal ground (pin 14); currents are positive when flowing into the IC, Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>High voltage</b>						
$I_{leakage(HV)}$	leakage current HV pin	$I_{HV}(V_{HV}=565V) - I_{HV}(V_{HV}=500V)$				$\mu\text{A}$
$I_{leakage(FSL)}$	leakage current FSL pin	$V_{FSL} = V_{SHL} = V_{GHL} = 564V$				$\mu\text{A}$
$I_{leakage(FSR)}$	leakage current FSR pin	$V_{FSR} = V_{SHR} = V_{GHR} = 564V$				$\mu\text{A}$
<b>Start-up via HV pin</b>						
$I_i(HV)$	HV input current	$V_{HV} = 80V$		670		$\mu\text{A}$
$V_{VHV(start)}$	start up voltage			13.15		V
$V_{VHV(stop)}$	undervoltage lockout voltage			10.35		V
$V_{VHV(hyst)}$	HV hysteresis voltage			2.8		V
$V_{VDD}$	internal supply voltage	$V_{HV} = 20V$		11.7		V
<b>Start-up via VDD pin</b>						
$I_i(VDD)$	VDD input current	$V_{VDD} = 8.25V$		525		$\mu\text{A}$
$V_{VDD(start)}$	start up voltage			9.1		V
$V_{VDD(stop)}$	undervoltage lockout voltage			6.5		V
$V_{VDD(hyst)}$	VDD hysteresis voltage	$V_{FSL} = V_{FSR} = 12V$		2.6		V

**Table 6: Characteristics ...continued**

$T_j = 25\text{ }^\circ\text{C}$ ; all voltages are measured with respect to signal ground (pin 14); currents are positive when flowing into the IC. Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>gate drivers</b>						
$R_{\text{on(H)}}$	on resistance GHR and GHL driver	$V_{\text{FSL}} = V_{\text{FSR}} = 12\text{V}$ $V_{\text{SHL}} = V_{\text{SHR}} = 0\text{V}$ $I_{\text{GHL}} = I_{\text{GHR}} = -50\text{mA}$		19		Ohm
$R_{\text{on(L)}}$	on resistance GLR and GLL driver	$V_{\text{VDD}} = 12\text{V}$ $V_{\text{PGND}} = 0\text{V}$ $I_{\text{GLL}} = I_{\text{GLR}} = -50\text{mA}$		20		Ohm
$R_{\text{off(H)}}$	off resistance GHR and GHL driver	$V_{\text{FSL}} = V_{\text{FSR}} = 12\text{V}$ $V_{\text{SHL}} = V_{\text{SHR}} = 0\text{V}$ $I_{\text{GHL}} = I_{\text{GHR}} = 50\text{mA}$		13		Ohm
$R_{\text{off(L)}}$	off resistance GLR and GLL driver	$V_{\text{VDD}} = 12\text{V}$ $V_{\text{PGND}} = 0\text{V}$ $I_{\text{GLL}} = I_{\text{GLR}} = 50\text{mA}$		13		Ohm
$I_{\text{o(source)}}$	source current drivers	$V_{\text{FSL}} = V_{\text{FSR}} = V_{\text{VDD}} = 12\text{V}$ $V_{\text{SHL}} = V_{\text{SHR}} = 0\text{V}$ $V_{\text{GHL}} = V_{\text{GHR}} = V_{\text{GLL}} = V_{\text{GLR}} = 4\text{V}$		200		mA
$I_{\text{o(sink)}}$	sink current drivers	$V_{\text{FSL}} = V_{\text{FSR}} = V_{\text{VDD}} = 12\text{V}$ $V_{\text{SHL}} = V_{\text{SHR}} = 0\text{V}$ $V_{\text{GHL}} = V_{\text{GHR}} = V_{\text{GLL}} = V_{\text{GLR}} = 4\text{V}$		200		mA
$V_{\text{diode}}$	bootstrap diode voltage	$I_{\text{diode}} = 20\text{mA}$		2.1		V
$t_{\text{no}}$	non-overlap time			50		ns
$V_{\text{HSlockout}}$	HS lockout voltage			4.4		V
$I_{\text{FS}}$	floating supply current	$V_{\text{FSL}} = V_{\text{FSR}} = 12\text{V}$ $V_{\text{SHL}} = V_{\text{SHR}} = 0\text{V}$		4.5		$\mu\text{A}$
<b>DD input</b>						
$V_{\text{DD(h)}}$	high level input voltage	$V_{\text{VDD}} = 12\text{V}$	4			V
$V_{\text{DD(l)}}$	low level input voltage	$V_{\text{VDD}} = 12\text{V}$			3	V
$I_{\text{i(DD)}}$	input current into pin DD	$V_{\text{VDD}} = 12\text{V}$		0		$\mu\text{A}$
<b>SU input</b>						
$V_{\text{SU}}$	start-up input level	$V_{\text{VDD}} = 12\text{V}$		1.3		V
$V_{\text{SU(hyst)}}$	hysteresis on input level	$V_{\text{VDD}} = 12\text{V}$		100		mV
$I_{\text{i(SU)}}$	input current into pin SU	$V_{\text{VDD}} = 12\text{V}$		0		$\mu\text{A}$
<b>CLK input</b>						
$V_{\text{CLK}}$	CLK input level	$V_{\text{VSSCLK}} = 0\text{V}$ $V_{\text{VDDCLK}} = 12\text{V}$		1.6		V
$V_{\text{CLK(hyst)}}$	hysteresis on input level	$V_{\text{VSSCLK}} = 0\text{V}$ $V_{\text{VDDCLK}} = 12\text{V}$		100		mV
$I_{\text{i(CLK)}}$	input current into pin CLK			0		$\mu\text{A}$
$f_{\text{bridge,CLK}}$	maximum bridge oscillating frequency	$V_{\text{RC}} = 0\text{V}$			250	kHz
<b>supply for CLK</b>						
$I_{\text{VDDclk}}$	supply current for CLK	$V_{\text{VSSCLK}} = 0\text{V}$ $V_{\text{VDDCLK}} = 14\text{V}$		420		$\mu\text{A}$
$V_{\text{VDDclk(range)}}$	supply voltage range	$V_{\text{VSSCLK}} = 0\text{V}$	5.75		14	V



**Table 6: Characteristics ...continued**

$T_j = 25\text{ }^\circ\text{C}$ ; all voltages are measured with respect to signal ground (pin 14); currents are positive when flowing into the IC, Unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>BD input</b>						
$V_{BD}$	BD input level			1.29		V
$I_{i(BD)}$	input current into pin BD			0		$\mu\text{A}$
<b>Internal Oscillator</b>						
$f_{\text{bridge,RC}}$	maximum bridge oscillating frequency	$V_{\text{CLK}} = 0\text{V}$ $V_{\text{VSSCLK}} = 0\text{V}$			100	kHz
$k_{\text{osc}}$	oscillator constant	$f_{\text{bridge}} = 500\text{Hz}$		0.98		




Fig 3. Typical  $I_{i(HV)}$  when VDD shorted to SGND, as function of  $V_{HV}$  and temperature

## 11. Application information

## 12. Test information

### 12.1 Quality information

The *General Quality Specification for Integrated Circuits, SNW-FQ-611* is applicable.

13. Package outline

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm

SOT341-1




Fig 4. Package outline SSOP28 (SOT134-1)

## 14. Soldering

### 14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness  $\geq 2.5$  mm
  - for packages with a thickness  $< 2.5$  mm and a volume  $\geq 350$  mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

### 14.5 Package related soldering information

**Table 7: Suitability of surface mount IC packages for wave and reflow soldering methods**

	Wave	Reflow [2]
BGA, HTSSON..T [3], LBGA, LFBGA, SQFP, SSOP..T [3], TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable [4]	suitable
PLCC [5], SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended [5] [6]	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable
CWQCCN..L [8], PMFP [9], WQCCN..L [8]	not suitable	not suitable

[1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note* (AN01026); order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.

[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

## 15. Revision history

Table 8: Revision history

Release date	Data sheet status	Change notice	Order number	Supersedes
	Preliminary data	-	XXXX XXX XXXXX	

## 16. Data sheet status

Data sheet status <sup>[1]</sup>			
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 17. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 18. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 19. Trademarks

## 20. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)



**21. Contents**

---