

Title	Engineering Prototype Report for EP-91 – 12 W Power Supply using TinySwitch®-III (TNY278P)
Specification	85-265 VAC Input, 12 V, 1 A Output
Application	TinySwitch-III Reference Design (DAK-91)
Author	Power Integrations Applications Department
Document Number	EPR-91
Date	7-February-06
Revision	1.1

## **Summary and Features**

- *EcoSmart*<sup>®</sup> Meets all existing and proposed harmonized energy efficiency standards including: CECP (China), CEC, EPA, AGO, European Commission
  - No-load consumption 140 mW at 265 VAC (no bias winding required)
  - > 75% active-mode efficiency (exceeds standards requirement of 71%)
- BP/M capacitor value selects MOSFET current limit for greater design flexibility
- Output overvoltage protection (OVP) using primary bias winding sensed shutdown feature
- Tightly toleranced I<sup>2</sup>f parameter (–10%, +12%) reduces system cost:
  - Increases MOSFET and magnetics power delivery
  - Reduces overload power, which lowers output diode and capacitor costs
- Integrated TinySwitch-III Safety/Reliability features:
  - Accurate (± 5%), auto-recovering, hysteretic thermal shutdown function maintains safe PCB temperatures under all conditions
  - Auto-restart protects against output short circuit and open loop fault conditions
  - > 3.2 mm creepage on package enables reliable operation in high humidity and high pollution environments
- Meets EN550022 and CISPR-22 Class B conducted EMI with >12 dBµV margin
- Meets IEC61000-4-5 Class 3 AC line surge

The products and applications illustrated herein (including circuits external to the products and transformer construction) may be covered by one or more U.S. and foreign patents or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at <a href="https://www.powerint.com">www.powerint.com</a>.

Τa	able (	Of Contents	
1		oduction	5
2	Pow	er Supply Specification	6
3		uit Diagram	
4		uit Description	
	4.1	Input Rectification and Filtering	8
	4.2	TNY278P Operation	
	4.3	Output Rectification and Filtering	9
	4.4	Feedback and Output Voltage Regulation	9
	4.5	Output Overvoltage Shutdown	9
	4.6	EMI Design Aspects	
	4.7	Peak Primary Current Limit Selection	
	4.8	UV lockout	
5	PCE	B Layout	11
6		Of Materials	
7		nsformer Specification	
	7.1	Electrical Diagram	
	7.2	Electrical Specifications	
	7.3	Materials	
	7.4	Transformer Build Diagram	
	7.5	Transformer Construction	
8		nsformer Spreadsheet	
9		ormance Data	
	9.1	Efficiency	
	9.2	Active Mode CEC Measurement Data	
	9.3	No-load Input Power (R8 not installed: no bias winding supplementation)	
	9.4	No-load Input Power (with R8 and bias winding supplementation)	
	9.5	Available Standby Output Power	
	9.6	Regulation	
		1 Load and Line	
10		mal Performance	
11		/eforms	
		Drain Voltage and Current, Normal Operation	
	11.2	Output Voltage Start-Up Profile	25
	11.3	Drain Voltage and Current Start-Up Profile	
	11.4	Load Transient Response (75% to 100% Load Step)	
		Output Ripple Measurements	
	11.5		
	11.5		
		Overvoltage Shutdown	
12		Surge	
		ducted EMI	
	13.1	115 VAC, Full Load	
		230 VAC, Full Load	
14	Aud	ible Noise	≾∠

15	Extended and Reduced Current Limit (I <sub>LIMIT</sub> ) Operation	33
	TNY277 and TNY279 Operation in EP-91	
	OVP Operation Verification	
	Revision History	

## **Important Note:**

Although this board was designed to satisfy safety isolation requirements, it has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the power supply.

## 1 Introduction

This report describes a universal input, 12 V, 1 A flyback power supply using a TNY278P device from the *TinySwitch-III* family of ICs. It contains the complete specification of the power supply, a detailed circuit diagram, the entire bill of materials required to build the supply, extensive documentation of the power transformer, along with test data and oscillographs of the most important electrical waveforms. The board provides a number of user configurable options which are designed to demonstrate the features and flexibility of the *TinySwitch-III* family. These include easy adjustment of the device current limit for increased output power or higher efficiency operation, and a latched output overvoltage shutdown.




Figure 1 – EP91 Populated Circuit Board Photographs.

# 2 Power Supply Specification

Description	Symbol	Min	Тур	Max	Units	Comment
Input Voltage Frequency	V <sub>IN</sub>	85 47	50/60	265 64	VAC Hz	2 Wire – no P.E.
No-load Input Power (230 VAC) No-load Input Power (230 VAC)	LINE		00.00	0.15 0.05	W	w/o UVLO resistor or bias winding With bias winding support
Output Output Voltage Output Ripple Voltage Output Current	V <sub>OUT</sub> V <sub>RIPPLE</sub> I <sub>OUT</sub>	11 1	12	13 100	V mV A	± 8% 20 MHz bandwidth
Total Output Power Continuous Output Power Overvoltage Shutdown	P <sub>out</sub> V <sub>ov</sub>	12 15		18	W V	With bias sense
Efficiency Full Load Required average efficiency at 25, 50, 75 and 100 % of P <sub>OUT</sub>	η η <sub>CEC</sub>	75 71.3			% %	Measured at P <sub>OUT</sub> 25 °C Per CEC / Energy Star STDs, with TNY278 & standard current limit
Environmental Conducted EMI Safety		Meets CISPR22B / EN55022B Designed to meet IEC950, UL1950 Class II				
Surge (Differential)		1			kV	1.2/50 μs surge, IEC 1000-4-5, Series Impedance:
Surge (Common mode)		2			kV	Differential Mode: 2 $\Omega$ Common Mode: 12 $\Omega$
Ambient Temperature	T <sub>AMB</sub>	0		50	°C	Free convection, sea level

# 3 Circuit Diagram




Figure 2 – EP91 Circuit Diagram.

## 4 Circuit Description

This flyback power supply was designed around the TNY278P (U1 in Figure 2). The output voltage is sensed and fed back to U1 through optocoupler U2. That feedback is used by U1 to maintain constant voltage (CV) regulation of the output.

## 4.1 Input Rectification and Filtering

Diodes D1–D4 rectify the AC input. Capacitors C1 and C2 filter the rectified DC. Inductor L1, C1 and C2 form a pi filter that attenuates differential mode conducted EMI.

## 4.2 TNY278P Operation

The TNY278P device (U1) integrates an oscillator, a switch controller, startup and protection circuitry, and a power MOSFET, all on one monolithic IC.

One side of the power transformer (T1) primary winding is connected to the positive leg of C2, and the other side is connected to the DRAIN pin of U1. At the start of a switching cycle, the controller turns the MOSFET on, and current ramps up in the primary winding, which stores energy in the core of the transformer. When that current reaches the limit threshold, the controller turns the MOSFET off. Due to the phasing of the transformer windings and the orientation of the output diode, the stored energy then induces a voltage across the secondary winding, which forward biases the output diode, and the stored energy is delivered to the output capacitor. When the MOSFET turns off, the leakage inductance of the transformer induces a voltage spike on the drain node. The amplitude of that spike is limited by an RCD clamp network that consists of D5, C4 and R2. Resistor R1 and VR1 provide hard clamping of the drain voltage, only conducting during output overload. Resistor R2 also limits the reverse current that flows through D5 when the MOSFET turns on. This allows a slow, low-cost, glass passivated diode (with a recovery time of  $\leq 2~\mu s$ .) to be used for D5, which improves conducted EMI and efficiency.

Using ON/OFF control, U1 skips switching cycles to regulate the output voltage, based on feedback to its EN/UV pin. The EN/UV pin current is sampled, just prior to each switching cycle, to determine if that switching cycle should be enabled or disabled. If the EN/UV pin current is <115  $\mu A$ , the next switching cycle begins, and is terminated when the current through the MOSFET reaches the internal current limit threshold. To evenly spread switching cycles, preventing group pulsing, the EN pin threshold current is modulated between 115  $\mu A$  and 60  $\mu A$  based on the state during the previous cycle. A state-machine within the controller adjusts the MOSFET current limit threshold to one of four levels, depending on the load being demanded from the supply. As the load on the supply drops, the current limit threshold is reduced. This ensures that the effective switching frequency stays above the audible range until the transformer flux density is low. When the standard production technique of dip varnishing is used for the transformer, audible noise is practically eliminated.

## 4.3 Output Rectification and Filtering

Diode D7 rectifies the output of T1. Output voltage ripple was minimized by using a low ESR capacitor for C10 (see Section 6 for component part numbers and values). A post filter (ferrite bead L2 and C11) attenuates the high frequency switching noise.

## 4.4 Feedback and Output Voltage Regulation

The supply's output voltage regulation set point is set by the voltage that develops across Zener diode VR3, R6 and the LED in opto-coupler U2. The value of R4 was calculated to bias VR3 to about 0.5 mA when it goes into reverse avalanche conduction. This ensures that it is operating close to its rated knee current. Resistor R6 limits the maximum current during load transients. The values of R4 and R6 can both be varied slightly to fine-tune the output regulation set point. When the output voltage rises above the set point, the LED in U2 becomes forward biased. On the primary side, the photo-transistor of U2 turns on and draws current out of the EN/UV pin of U1. Just before the start of each switching cycle, the controller checks the EN/UV pin current. If the current flowing out of the EN/UV pin is greater than 115  $\mu$ A, that switching cycle will be disabled. As switching cycles are enabled and disabled, the output voltage is kept very close to the regulation set point. For greater output voltage regulation accuracy, a reference IC such as a TL431 can be used in place of VR3.

## 4.5 Output Overvoltage Shutdown

The *TinySwitch-III* family of ICs can detect overvoltage on the output of the supply and latch off. This protects the load in an open feedback loop fault condition, such as the failure of the optocoupler. Overvoltage on the output is detected through the BP/M pin and the bias winding on the transformer. The bias winding voltage is determined by the reflection of the output voltage through the turns ratio of the transformer. Therefore, an overvoltage on the output will be reflected onto the bias winding. The overvoltage threshold is the sum of the breakdown voltage of Zener diode VR2 and the BP/M pin voltage (28 V + 5.8 V). If the output voltage becomes abnormally high, the voltage on the bias winding will exceed the threshold voltage and excess current will flow into the BP/M pin. The latching shutdown circuit is activated when current into the BP/M pin exceeds 5 mA. Resetting a latched shutdown requires removing the AC input from the supply long enough to allow the input capacitors (C1 and C2) to discharge, and the BP/M pin voltage to drop below 2 V. Resistors R7 and R3 provide additional filtering of the bias voltage, with R3 also limiting the maximum current into the BYPASS pin in an OV condition

#### 4.6 EMI Design Aspects

An input pi filter (C1, L1 and C2) attenuates conducted, differential mode EMI noise. Shielding techniques (*E-Shield*™) were used in the construction of T1 to reduce common mode EMI displacement currents. Resistor R2 and capacitor C4 dampen out some of the high frequency ringing that occurs when the MOSFET turns off. When combined with the IC's frequency jitter function, these techniques produce excellent conducted and radiated EMI performance (see Section 12 of this report).

## 4.7 Peak Primary Current Limit Selection

The value of the capacitor installed on the BP/M pin allows the current limit of U1 to be selected. The power supply designer can change the current limit of the MOSFET by simply changing the capacitance value connected to the BP/M pin (see the *TinySwitch-III* data sheet for more details).

- Installing a 0.1 μF capacitor on the BP/M pin selects the standard current limit of the IC, and is the normal choice for enclosed adapter applications.
- Installing a 1 μF capacitor on the BP/M pin reduces the MOSFET current limit, which lowers conduction losses and improves efficiency (at the expense of reducing the maximum power capability of the IC).
- A 10 μF capacitor on the BP/M pin will raise the MOSFET current limit and extend the power capability of the IC (for higher power applications that do not have the thermal constraints of an enclosed adapter, or to supply short-duration, peak load demands).

The EP91 demonstration board comes with a 0.1  $\mu$ F capacitor installed as C7, which causes U1 to select the standard current limit specified in the *TinySwitch-III* data sheet. If C7 were replaced by a 1  $\mu$ F capacitor (C8 in the BOM, section 6), the current limit of U1 will be the same as the standard current limit for a TNY277 device. If a 10  $\mu$ F capacitor is installed, the current limit of U1 will be the same as the standard current limit for a TNY279 device. The flexibility of this option enables the designer to do three things. First, it allows the designer to measure the effect of switching to an adjacent device without actually removing and replacing the IC. Second, it allows a larger device to be used with a lower current limit, for higher efficiency. Third, it allows a smaller device to be used with a higher current limit in a design when higher power is not required on a continual basis, which effectively lowers the cost of the supply.

## 4.8 UV lockout

The EP91 circuit board has a location where an optional under-voltage (UV) lockout detection resistor (R5) can be installed. When installed, MOSFET switching is disabled at startup until current into the EN/UV pin exceeds 25  $\mu$ A. This allows the designer to set the input voltage at which MOSFET switching will be enabled by choosing the value of R5. For example, a value of 3.6 M $\Omega$  requires an input voltage of 65 VAC (92 VDC across C2) before the current into the EN/UV pin exceeds 25  $\mu$ A. The UV detect function also prevents the output of the power supply from glitching (trying to restart) after output regulation is lost (during shutdown), by disabling MOSFET switching until the input voltage rises above the under-voltage lockout threshold.

# 5 PCB Layout




Figure 3 – Printed Circuit Board Layout (3.2 × 1.8 inches).

# 6 Bill Of Materials

Item	Qty	Part Ref	Value	Description	Mfg Part Number	Mfg
1	1	C1	6.8 μF	6.8 μF, 400 V, Electrolytic, (10 x 16)	EKXG401ELL6R8MJ16S	United Chemi-Con
2	1	C2	22 μF	22 μF, 400 V, Electrolytic, Low EKMX401ELL220ML20S ESR, 901 m $\Omega$ , (16 x 20)		United Chemi-Con
3	1	C4	10 nF	10 nF, 1 kV, Disc Ceramic	5HKMS10	Vishay
4	1	C5	2.2 nF	2.2 nF, Ceramic, Y1	440LD22	Vishay
5	1	C7	100 nF	100 nF, 50 V, Ceramic, X7R	B37987F5104K000 / ECU- S1H104KBB	Epcos/ Panasonic
6	2	C6, C8*	1 μF	1 μF, 50 V, Electrolytic, Gen. Purpose, (5 x 11)	EKMG500ELL1R0ME11D	United Chemi-Con
7	1	C9*	10 μF	10 μF, 50 V, Electrolytic, Gen. Purpose, (5 x 11)	EKMG500ELL100ME11D	United Chemi-Con
8	1	C10	1000 μF	1000 μF, 25 V, Electrolytic, Very Low ESR, 21 mΩ, (12.5 x 20)	EKZE250ELL102MK20S	United Chemi-Con
9	1	C11	100 μF	100 μF, 25 V, Electrolytic, Very Low ESR, 130 m $\Omega$ , (6.3 x 11)	EKZE250ELL101MF11D	United Chemi-Con
10	4	D1 D2 D3 D4	1N4007	1000 V, 1 A, Rectifier, DO-41	1N4007	Vishay
11	1	D5	1N4007GP	1000 V, 1 A, Rectifier, Glass Passivated, 2 us, DO-41	1N4007GP	Vishay
12	1	D6	UF4003	200 V, 1 A, Ultrafast Recovery, 50 ns, DO-41	UF4003	Vishay
13	1	D7	BYV28-200	200 V, 3.5 A, Ultrafast Recovery, 25 ns, SOD64	BYV28-200	Vishay
14	1	F1	3.15 A	3.15 A, 250V,Fast, TR5	3701315041	Wickman
15	2	J1 J4		Test Point, Black, Thru-hole mount	5011	Keystone
16	1	J2		Test Point, White, Thru-hole mount	5012	Keystone
17	1	J3		Test Point, Red, Thru-hole mount	5010	Keystone
18	1	JP1		Wire Jumper, Insulated, 24 AWG	KSW24W-0100	OK Indust.
19	1	L1	1 mH	1mH, 350 mA	HTB2-102-281	CUI
20	1	L2	Ferrite Bead	3.5 mm x 7.6 mm, 75 Ω at 25 MHz, 22 AWG hole, Ferrite Bead	2743004112	Fair-Rite
21	1	R1	1 kΩ	1 kΩ, 5%, 1/4 W, Carbon Film	CFR-25JB-1K0	Yageo
22	1	R2	100 Ω	100 Ω, 5%, 1/4 W, Carbon Film	CFR-25JB-100R	Yageo
23	1	R3	47 Ω	47 Ω, 5%, 1/8 W, Carbon Film	CFR-12JB-47R	Yageo
24	1	R4	2 kΩ	2 kΩ, 5%, 1/8 W, Carbon Film	CFR-12JB-2K0	Yageo
25	1	R5*	3.6 MΩ	3.6 MΩ, 5%, 1/2 W, Carbon Film	CFR-50JB-3M6	Yageo
26	1	R6	390 Ω	390 Ω, 5%, 1/8 W, Carbon Film	CFR-12JB-390R	Yageo
27	1	R7	20 Ω	20 Ω, 5%, 1/4 W, Carbon Film	CFR-25JB-20R	Yageo
28	1	R8*	21 kΩ	21 kΩ, 1%, 1/4 W, Metal Film	MFR-25FBF-21K0	Yageo
29	1	RV1	275 VAC	275 V, 45 J, 10 mm, Radial	V275LA10	Littlefuse
30	1	T1	EE25 Core	SNX-1380		Yih-Hwa Enterprises Santronics LiShin CWS Hical
31	1	U1	TNY278P	TinySwitch-III, TNY278P, DIP-8C	TNY278P	Power Integrations
32	1	U2	PC817A	Optocoupler, 35 V, CTR 80-160%, 4-DIP	ISP817A, PC817X1	Isocom, Sharp
33	1	VR1	P6KE150A	150 V, 5 W, 5%, TVS, DO204AC (DO-15)	P6KE150A	Vishay
34	1	VR2	1N5255B	28 V, 500 mW, 5%, DO-35	1N5255B	Microsemi
35	1	VR3	BZX79-B11	11 V, 500 mW, 2%, DO-35	BZX79-B11	Vishay

<sup>\*</sup> Optional components

# 7 Transformer Specification

## 7.1 Electrical Diagram




Figure 4 – Transformer Electrical Diagram.

## 7.2 Electrical Specifications

Electrical Strength	1 second, 60 Hz, from Pins 1-5 to Pins 6-10	3000 VAC
Primary Inductance	Pins 1-3, all other windings open, measured at 100 kHz, 0.4 V RMS	1050 μH, ±10%
Resonant Frequency	Pins 1-3, all other windings open	500 kHz (Min.)
Primary Leakage Inductance	Pins 1-3, with Pins 6-8 shorted, measured at 100 kHz, 0.4 V RMS	50 μH (Max.)

## 7.3 Materials

Item	Description
[1]	Core: PC40EE25-Z, TDK or equivalent Gapped for A <sub>L</sub> of 335 nH/T <sup>2</sup>
[2]	Bobbin: EE25, Vertical, 10 pin – Yih-Hwa part # YW-360-02B
[3]	Magnet Wire: #30 AWG
[4]	Magnet Wire: #26 AWG
[5]	Triple Insulated Wire: #26 AWG.
[6]	Tape: 3M # 44 Polyester web. 2.0 mm wide
[7]	Tape: 3M 1298 Polyester Film, 2.0 mils thick, 8.6 mm wide
[8]	Tape: 3M 1298 Polyester Film, 2.0 mils thick, 10.7 mm wide
[9]	Tape: 3M 1298 Polyester Film, 2.0 mils thick, 4.0 mm wide
[10]	Varnish (applied by dipping only, not vacuum impregnation)

## 7.4 Transformer Build Diagram




Figure 5 – Transformer Build Diagram.

## 7.5 Transformer Construction

Bobbin Set Up Orientation	Set up the bobbin with its pins oriented to the left hand side.
Margin Tape	Apply 2.0 mm margin at the pin side of bobbin using item [6]. Match
	combined height of shield, primary, and bias windings.
WD1	Start at Pin 1. Wind 14 bifilar turns of item [3] from left to right. Wind with
Cancellation Winding	tight tension across entire bobbin evenly. Cut the ends of the bifilar and
	leave floating.
Insulation	1 Layer of tape [7] for insulation.
WD#2	Start at pin 3. Wind 28 turns of item [3] from left to right. Apply 1 Layer of
Primary winding	tape [7] for insulation. Wind another 28 turns from right to left. Wind with
	tight tension across entire bobbin evenly. Finish at Pin 1.
Insulation	1 Layer of tape [7] for insulation.
WD #3	Start at Pin 4, wind 6 trifilar turns of item [5]. Wind from left to right with
Bias Winding	tight tension. Wind uniformly, in a single layer across entire width of
	bobbin. Finish on Pin 2.
Insulation	1 Layer of tape [7] for insulation.
WD #4	Start at Pin 2, wind 6 trifilar turns of item [5] from left to right with tight
Bias Winding	tension. Wind uniformly, in a single layer across entire width of bobbin.
	Finish on Pin 5.
Insulation	1 Layer of tape [8] for insulation.
Margin Tape	Apply 2.0 mm margin at the pin side of bobbin using item [6]. Match
	combined height of secondary windings.
WD #5	Start at Pin 8, wind 7 turns of item [5] from left to right. Wind uniformly, in
Secondary Winding	a single layer across entire bobbin evenly. Finish on Pin 6.
Outer Insulation	3 Layers of tape [8] for insulation.
Core Assembly	Assemble and secure core halves using item [1] and item [9]
Varnish	Dip varnish using item [10] (do not vacuum impregnate)

# 8 Transformer Spreadsheet

ACDC TinySwitch III	INPUT	INFO	OUTPUT	UNIT	ACDC_TinySwitch-III_011906_Rev0-27.xls;
ACDC_TinySwitch-III	INPUT	INFO	OUIPUI	UNII	
_011906; Rev.0.27; Copyright Power					TinySwitch-III Continuous/Discontinuous Flyback Transformer Design Spreadsheet
Integrations 2006					riyback Transformer Design Spreadsheet
Integrations 2006	140150				EDO4 40 V 4 A Habrana Hannet
ENTER APPLICATION VAR				\ / - I4 -	EP91 - 12 V, 1 A, Universal Input
VACMIN	85			Volts	Minimum AC Input Voltage
VACMAX	265			Volts	Maximum AC Input Voltage
fL	50			Hertz	AC Mains Frequency
VO	12.00			Volts	Output Voltage (at continuous power)
Ю	1.00			Amps	Power Supply Output Current (corresponding to
					peak power)
Power	2 = 1		12	Watts	Continuous Output Power
n	0.71				Efficiency Estimate at output terminals. Unter 0.7 if
_	2 - 2				no better data available
Z	0.50				Z Factor. Ratio of secondary side losses to the total
					losses in the power supply. Use 0.5 if no better data
					available
tC	3.00			mSeconds	Bridge Rectifier Conduction Time Estimate
CIN	28.80		28.8	uFarads	Input Capacitance
ENTER TinySwitch-III VARI	ABLES				
TinySwitch-III	TNY278		TNY278		User defined TinySwitch-III
Chosen Device		TNY278			
Chose Configuration	STD		Standard		Enter "RED" for reduced current limit (sealed
			Current Limit		adapters), "STD" for standard current limt or "INC"
					for increased current limit (peak or higher power
					applications)
ILIMITMIN				Amps	Minimum Current Limit
ILIMITTYP				Amps	
ILIMITMAX				Amps	Maximum Current Limit
fSmin			124000		Minimum Device Switching Frequency
I^2fmin			35.937	A^2kHz	I^2f (product of current limit squared and frequency
					is trimmed for tighter tolerance)
VOR	101.00		101	Volts	Reflected Output Voltage (VOR < 135 V
					Recommended)
VDS			10	Volts	TinySwitch-III on-state Drain to Source Voltage
VD			0.7	Volts	Output Winding Diode Forward Voltage Drop
KP			0.60		Ripple to Peak Current Ratio (KP < 6)
KP_TRANSIENT			0.38		Transient Ripple to Peak Current Ratio. Ensure
IN _IIVANOILIVI			0.50		KP TRANSIENT > 0.25
					IN _TIVAROLENT > 0.25
ENTED DIAC WINDING YA	DIADLES				
ENTER BIAS WINDING VAI	RIABLES		00.00	17-14-	Disc Miss disc Nothern
VB			22.00		Bias Winding Voltage
NB			12.13		Bias Winding Number of Turns
VZOV			28.00	voits	Over Voltage Protection zener diode.
UVLO VARIABLES					
V_UV_TARGET	92		92.00	Volts	Target under-voltage threshold, above which the
					power supply with start
V_UV_ACTUAL			92.20	Volts	Typical start-up voltage based on standard value of
					RUV_ACTUAL
RUV_IDEAL				Mohms	Calculated value for UV Lockout resistor
RUV_ACTUAL			3.60	Mohms	Closest standard value of resistor to RUV_IDEAL
ENTER TRANSFORMER CO	ORE/CONSTR	RUCTION V	ARIABLES		
Core Type	EE25		EE25		User-Selected transformer core
Core		EE25		P/N:	PC40EE25-Z
Bobbin			EE25_BOBBIN		EE25 BOBBIN
AE				cm^2	Core Effective Cross Sectional Area
LE			7.34		Core Effective Path Length
AL				nH/T^2	Ungapped Core Effective Inductance
r			1720	2	and a sold Fundante undergrande

www.powerint.com

BW		10.2	mm	Bobbin Physical Winding Width
M	1.00		mm	Safety Margin Width (Half the Primary to Secondary
141	1.00	•		Creepage Distance)
I	2.00	2		Number of Primary Layers
NS	7	7		Number of Secondary Turns
140	,	,		Trainiber of Secondary Famo
DC INPUT	VOLTAGE PARAMI	ETERS		
VMIN	10217102171101111		Volts	Minimum DC Input Voltage
VMAX			Volts	Maximum DC Input Voltage
CURRENT WAVEFORM	SHAPE PARAMETI	ERS		
DMAX		0.59		Duty Ratio at full load, minimum primary inductance
				and minimum input voltage
IAVG		0.24	Amps	Average Primary Current
IP		0.5120		Minimum Peak Primary Current
IR		0.3075		Primary Ripple Current
IRMS		0.33	Amps	Primary RMS Current
TRANSFORMER PRIMA	RY DESIGN PARA			T
LP		1050	uHenries	Typical Primary Inductance. +/- 10% to ensure a
LP TOLERANCE	10.00	10	%	minimum primary inductance of 954 uH Primary inductance tolerance
NP	10.00	56		Primary Winding Number of Turns
ALG			nH/T^2	Gapped Core Effective Inductance
BM			Gauss	Maximum Operating Flux Density, BM<3000 is
BIVI		2740	Guuss	recommended
BAC		824	Gauss	AC Flux Density for Core Loss Curves (0.5 X Peak
				to Peak)
ur		2053		Relative Permeability of Ungapped Core
LG		0.11	mm	Gap Length (Lg > 0.1 mm)
BWE			mm	Effective Bobbin Width
OD		0.295	mm	Maximum Primary Wire Diameter including
INIO		0.05		insulation
INS		0.05	mm	Estimated Total Insulation Thickness (= 2 * film thickness)
DIA		0.243	mm	Bare conductor diameter
AWG			AWG	Primary Wire Gauge (Rounded to next smaller
, 0		0.	,	standard AWG value)
СМ		81	Cmils	Bare conductor effective area in circular mils
CMA		247	Cmils/Amp	Primary Winding Current Capacity (200 < CMA <
			-	500)
TRANSFORMER SECON	IDARY DESIGN PA	RAMETERS		
Lumped parameters			-	
ISP		4.07	Amps	Peak Secondary Current
ISRMS			Amps	Secondary RMS Current
IRIPPLE		1.90	Amps	Output Capacitor RMS Ripple Current
CMS			Cmils	Secondary Bare Conductor minimum circular mils
AWGS		23	AWG	Secondary Wire Gauge (Rounded up to next larger standard AWG value)
VOLTAGE STRESS PAR	AMETERS			
VDRAIN		607	Volts	Maximum Drain Voltage Estimate (Assumes 20%
				zener clamp tolerance and an additional 10%
PIVS			Volts	temperature tolerance) Output Rectifier Maximum Peak Inverse Voltage

## 9 Performance Data

The ON/OFF control scheme employed by *TinySwitch-III* yields virtually constant efficiency across the 25% to 100% load range required for compliance with EPA, CEC, CECP and AGO energy efficiency standards for external power supplies (EPS). Even at loads below 10% of the supply's full rated output power, efficiency remains above 65%, providing excellent standby performance for applications that require it. This performance is automatic with ON/OFF control. There are no special burst modes that require the designer to consider specific thresholds within the load range in order to achieve compliance with global energy efficiency standards.

All measurements performed at room temperature, 60 Hz input frequency.

## 9.1 Efficiency




Figure 6 – Efficiency vs. Output Current, Room Temperature, 60 Hz.

#### 9.2 Active Mode CEC Measurement Data

In the state of California, after July 1, 2006, all single-output EPS adapters – including those sold with the products they power – must meet the California Energy Commission (CEC) requirement for minimum active-mode efficiency and no-load input power consumption. Minimum active-mode efficiency is defined as the average efficiency at 25, 50, 75 and 100% of rated output power printed on the nameplate of the supply:

Nameplate Output (P <sub>o</sub> )	Minimum Efficiency in Active Mode of Operation	
< 1 W	$0.49 \times P_O$	
≥ 1 W to ≤ 49 W	$0.09 \times \ln (P_0) + 0.49$ [In = natural log]	
> 49 W	0.84 W	

For adapters that are single input voltage only, the measurements are to be made at the nominal rated input voltage (115 VAC or 230 VAC). For universal input adapters, the measurements are to be made at both nominal input voltages (115 VAC and 230 VAC).

To comply with the standard, the average of the four efficiency measurements must be greater than or equal to the efficiency specified by the standard.

Percent of Full Load	Efficiency (%)				
	115 VAC	230 VAC			
25	75	74.5			
50	78.5	78.8			
75	78.8	78.5			
100	78	79.1			
Average	77.6	77.7			
Required CEC minimum average efficiency (%)	71.3				

From these results it is apparent that the efficiency of this design easily exceeds the required 71.3 %. More states within the USA, and many other countries around the world are adopting similar energy efficiency standards (based on the original Energy Star standard). For the latest, up-to-date information on energy efficiency regulations, please visit the PI Green Room, at:

http://www.powerint.com/greenroom/regulations.htmT

## 9.3 No-load Input Power (R8 not installed: no bias winding supplementation)




Figure 7 – No-load Input Power vs. Input Line Voltage, Room Temperature, 60 Hz.

## 9.4 No-load Input Power (with R8 and bias winding supplementation)




Figure 8 – No-load Input Power vs. Input Line Voltage, Room Temperature, 60 Hz, with Bias Winding.

## 9.5 Available Standby Output Power

The chart below shows the available output power versus line voltage at input power consumption levels of 1, 2 and 3 watts (respectively). Again, this performance illustrates the value of ON/OFF control, as it automatically maintains a high efficiency, even during very light loading. This simplifies complying with standby requirements that specify that a fair amount of power be available to the load at low input power consumption levels. The <code>TinySwitch-III</code> ON/OFF control scheme maximizes the amount of output power available to the load in standby operation when the allowable input power is fixed at a low value. This simplifies the design of products such as printers, set-top boxes, DVD players, etc. that must meet stringent standby power consumption requirements.




Figure 9 – Available Output Power for 1, 2 and 3 Watts of Input Power.

## 9.6 Regulation

## 9.6.1 Load and Line




Figure 10 – Load and Line Regulation, Room Temperature.

## 10 Thermal Performance

Temperature measurements of key components were taken using T-type thermocouples. The thermocouples were soldered directly to a SOURCE pin of the TNY278P device and to the cathode of the output rectifier. The thermocouples were glued to the output capacitor and to the external core and winding surfaces of transformer T1.

The unit was sealed inside a large box to eliminate any air currents. The box was placed inside a thermal chamber. The ambient temperature within the large box was raised to 50 °C. The unit was then operated at full load and the temperature measurements were taken after they stabilized for 1 hour at 50 °C.

Temperature (°C)				
Item	85 VAC	265 VAC		
Ambient	50 <sup>*</sup>	50 <sup>*</sup>		
TNY278P (U1)	96.1	92.8		
Transformer (T1)	77.8	80		
Output Rectifier (D7)	101	100		
Output Capacitor (C10)	68.2	66.8		

<sup>\*</sup>To simulate operation inside sealed enclosure at 40°C external ambient.

These results show that all key components have an acceptable rise in temperature.




Figure 11 – Infrared Thermograph of Open Frame Operation, at Room Temperature.

# 11 Waveforms

## 11.1 Drain Voltage and Current, Normal Operation




Figure 12 – 115 VAC, Full Load.

 $\begin{array}{l} \mbox{Upper: } I_{DRAIN}, \ 0.1 \ \mbox{A / div.} \\ \mbox{Lower: } V_{DRAIN}, \ 50 \ \mbox{V}, \ 500 \ \mbox{ns / div.} \end{array}$ 




Figure 13 – 230 VAC, Full Load.

Upper:  $I_{DRAIN}$ , 0.1 A / div. Lower:  $V_{DRAIN}$ , 100 V / div.




Figure 14 - 115 VAC, Full Load.  $V_{DRAIN}$ , 50 V, 20  $\mu s$  / div.




Figure 15 – 230 VAC, Full Load.  $V_{DRAIN},\,100~V,\,20~\mu s~/~div.$ 

+5ms/díu

+100µs/dio

## 11.2 Output Voltage Start-Up Profile

Start-up into full resistive load and no-load were both verified. A 12  $\Omega$  resistor was used for the load, to maintain 1 A under steady-state conditions.





Figure 16 – Start-Up Profile, 115 VAC. Fast trace is no-load rise time Slower trace is maximum load (12  $\Omega$ ) 2 V, 5 ms / div.

Figure 17 – Start-Up Profile, 230 VAC. Fast trace is no-load rise time Slower trace is maximum load (12  $\Omega$ ) 2 V, 5 ms / div.

## 11.3 Drain Voltage and Current Start-Up Profile







Figure 18 – 90 VAC Input and Maximum Load. Upper:  $V_{DRAIN}$ , 100 V & 100  $\mu s$  / div. Lower:  $I_{DRAIN}$ , 0.5 A / div.

Upper:  $V_{DRAIN}$ , 200 V & 100  $\mu$ s / div. Lower:  $I_{DRAIN}$ , 0.5 A / div.

+1ms/diu

## 11.4 Load Transient Response (75% to 100% Load Step)



<Z1:100k>

Figure 20 – Transient Response, 115 VAC, 50-100-50% Load Step. Upper: V<sub>OUT</sub> 50 mV/div. Lower: I<sub>OUT</sub> 0.5 A, 1 ms / div.

Figure 21 – Transient Response, 230 VAC, 50-100-50% Load Step. Upper: V<sub>OUT</sub> 50 mV/div. Lower: I<sub>OUT</sub> 0.5 A, 1 ms / div.

## 11.5 Output Ripple Measurements

## 11.5.1 Ripple Measurement Technique

A modified oscilloscope test probe was used to take output ripple measurements, in order to reduce the pickup of spurious signals. Using the probe adapter pictured in Figure 22, the output ripple was measured with a 1  $\mu$ F electrolytic, and a 0.1  $\mu$ F ceramic capacitor connected as shown.







Figure 22 – Oscilloscope Probe Prepared for Ripple Measurement (End Cap and Ground Lead Removed).

## 11.5.2 Measurement Results






Figure 23 – Ripple, 85 VAC, Full Load. 20  $\mu$ s, 50 mV / div.

Figure 24 – Ripple, 115 VAC, Full Load. 20 μs, 50 mV / div.

## 11.6 Overvoltage Shutdown




Figure 25 – Overvoltage Shutdown. 265 VAC, No Load. 50 ms, 5 V / div.




Figure 26 – Overvoltage Shutdown. 265 VAC, Full Load. 50 ms, 5 V / div.

# 12 Line Surge

Differential input line surge (1.2/50  $\mu$ s) testing was completed on a single test unit to IEC61000-4-5. Input voltage was set at 230 VAC / 60 Hz. Output was loaded at full load and operation was verified following each surge event.

Surge Voltage	Phase Angle	Generator Impedance	Number of Strikes	Test Result
1 kV Differential	90°	2 Ω	10	PASS
2 kV Common Mode	90°	12 Ω	10	PASS

Unit passed under all test conditions.

## 13 Conducted EMI

Conducted emissions tests were performed at 115 VAC and 230 VAC at full load (12 V, 1 A). Measurements were taken with an Artificial Hand connected and a floating DC output load resistor. A DC output cable was included.

Composite EN55022B / CISPR22B conducted limits are shown. In all cases there was excellent (>10 dB) margin.

## 13.1 115 VAC, Full Load




Figure 27 — Conducted EMI at 115 VAC.

## 13.2 230 VAC, Full Load




Figure 28 — Conducted EMI at 230 VAC.

## 14 Audible Noise

An open-frame (no enclosure) unit was tested with an Audio Precision Analyzer, using a microphone positioned one inch from the core of transformer T1. The test was done with the unit in an acoustically isolated and dampened chamber. The load was adjusted until a maximum reading was obtained.

35 dBrA is considered the acceptable limit for frequencies below 18 kHz. An enclosure will typically further reduce measurable acoustic noise levels by an additional 10 dBrA.




Figure 29 – Audible Noise  $V_{IN}$  = 120 VAC;  $I_{OUT}$  = 350 mA.



Figure 30 – Audible Noise  $V_{IN}$  = 120 VAC;  $I_{OUT}$  = 1 A.



Figure 31 – Audible Noise  $V_{IN}$  = 230 VAC;  $I_{OUT}$  =1 A.



Figure 32 – Audible Noise  $V_{IN}$  = 230 VAC;  $I_{OUT}$  =1.2 A.

Note: Shaded area obscured due to ambient noise.

# 15 Extended and Reduced Current Limit (ILIMIT) Operation

Additional capacitors (C8 and C9 on the BOM in Section 6) have been included in the DAK-91 kit for the convenience of trying out the  $I_{LIMIT}+1$  and  $I_{LIMIT}-1$  operation of TNY278 in the EP-91 reference board. When C7 (0.1  $\mu$ F) is replaced with a 10  $\mu$ F capacitor (C9), the TNY278 will operate in the  $I_{LIMIT}+1$  mode, which increases the maximum primary current limit from the standard maximum limit of 0.55 A to 0.65 A (equal to that of a TNY279). This allows a TNY278 to deliver from 15% to 25% more output power (depending on the output voltage and current).

**CAUTION:** Because EP-91 was designed for standard I<sub>LIMIT</sub> operation, It should not be loaded with more than 1.25 A at an elevated temperature for very long (a few minutes) when verifying the performance of TNY278 in the I<sub>LIMIT</sub>+1 mode, since the other power components (transformer, input bulk capacitors, output diode, output capacitors and primary clamp network) are not sized for sustained operation at more than 12 W.

When C7 is replaced with a 1  $\mu$ F capacitor (C8), the TNY278 will operate in the I<sub>LIMIT</sub>-1 mode, which reduces the maximum current limit from the standard maximum limit of 0.55 A to 0.45 A (equal to that of a TNY277). Although this reduces the maximum output power that the supply can deliver, it typically will increase the efficiency, especially at lower output power levels. To take the fullest advantage of the increase in efficiency that can be obtained from I<sub>LIMIT</sub>-1 operation, the power transformer would need to be redesigned slightly.

## 16 TNY277 and TNY279 Operation in EP-91

A TNY277 device used in the  $I_{LIMIT}+1$  mode (a 10  $\mu$ F installed in place of C7) will work in the EP-91 reference board, and deliver output power equal to that of a TNY278 device. This flexibility allows a design engineer the option of using a lower cost part in applications with less demanding thermal requirements.

A TNY279 device used in the  $I_{\text{LIMIT}}$ –1 mode (a 1  $\mu\text{F}$  installed in place of C7) will deliver the same output power as a TNY278 in the standard  $I_{\text{LIMIT}}$  configuration. This can improve efficiency and lower the temperature rise of the device, which can give greater thermal margin to a design that must operate in high ambient temperature environments.

# 17 OVP Operation Verification

While the EP-91 is in normal operation, monitor the output with a storage oscilloscope. To cause an overvoltage condition to occur, short circuit the optocoupler LED (as shown below) to open the feedback control loop. The oscilloscope will capture the output voltage rising until the increasing voltage across VR2 causes it to conduct, and the TNY278 device latches off. To reset the OVP latch, the AC input power must be removed long enough to allow the input bulk capacitors to fully discharge.




Figure 33 — Point on PCB to Apply Short Circuit to Trigger OV Shutdown.

# **18 Revision History**

Date	Author	Revision	Description & changes
25-Jan-06	JAJ	1.0	Formatted for Final Release
07-Feb-06	JAJ	1.1	Formatted and corrected measurement scales / div.

#### For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, EcoSmart, Clampless, E-Shield, Filterfuse, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2006 Power Integrations, Inc.

## **Power Integrations Worldwide Sales Support Locations**

#### WORLD HEADQUARTERS

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service:

+1-408-414-9665 Phone: +1-408-414-9765 Fax: e-mail: usasales@powerint.com

#### GERMANY

Rueckertstrasse 3 D-80336, Munich Germany

+49-89-5527-3910 Phone: +49-89-5527-3920 Fax: e-mail: eurosales@powerint.com

## CHINA (SHANGHAI)

Rm 807-808A. Pacheer Commercial Centre, 555 Nanjing Rd. West Shanghai, P.R.C. 200041 +86-21-6215-5548 Phone: +86-21-6215-2468 e-mail: chinasales@powerint.com

#### INDIA

+91-80-5113-8020 +91-80-5113-8023

#### CHINA (SHENZHEN)

Room 2206-2207, Block A, Elec. Sci. Tech. Bldg. 2070 Shennan Zhong Rd. Shenzhen, Guangdong, China, 518031

+86-755-8379-3243 Phone: +86-755-8379-5828 e-mail: chinasales@powerint.com

261/A, Ground Floor 7th Main, 17th Cross, Sadashiyanagar Bangalore, India 560080 Phone: e-mail: indiasales@powerint.com

#### ITALY

Via Vittorio Veneto 12 20091 Bresso MI Italy Phone: +39-028-928-6000 +39-028-928-6009 e-mail: eurosales@powerint.com

#### JAPAN

Keihin Tatemono 1st Bldg 2-12-20 Shin-Yokohama, Kohoku-ku, Yokohama-shi, Kanagawa ken, Japan 222-0033

+81-45-471-1021 Phone: Fax: +81-45-471-3717 e-mail:

japansales@powerint.com

#### **KOREA**

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea

Phone: +82-2-2016-6610 +82-2-2016-6630 Fax:

koreasales@powerint.com

#### SINGAPORE

51 Newton Road, #15-08/10 Goldhill Plaza, Singapore, 308900 +65-6358-2160 Phone: Fax: +65-6358-2015

singaporesales@powerint.com

#### **TAIWAN**

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist.

Taipei, Taiwan 114, R.O.C. +886-2-2659-4570 Phone: +886-2-2659-4550 Fax:

e-mail:

taiwansales@powerint.com

#### **EUROPE HO**

1st Floor, St. James's House East Street, Farnham Surrey, GU9 7TJ United Kingdom

Phone: +44 (0) 1252-730-140 +44 (0) 1252-727-689 e-mail: eurosales@powerint.com

#### APPLICATIONS HOTLINE

World Wide +1-408-414-9660

#### APPLICATIONS FAX

World Wide +1-408-414-9760

www.powerint.com