Universal High Brightness LED Driver

Description

The FP6700 is a PWM high-efficiency LED driver control IC. It allows efficient operation of High Brightness (HB) LEDs from voltage sources ranging from 8VDC up to 450VDC. The FP6700 controls an external MOSFET at fixed switching frequency up to 300 kHz. The frequency can be programmed using a single resistor. The LED string is driven at constant current rather than constant voltage, thus providing constant light output and enhanced reliability. The output current can be programmed between a few milliamps and up to more than 1.0A.


FP6700 uses a rugged high voltage junction isolated process that can withstand an input voltage surge of up to 450V. Output current to an LED string can be programmed to any value between zero and its maximum value by applying an external control voltage at the linear dimming control input of the FP6700. The FP6700 provides a low-frequency PWM dimming input that can accept an external control signal with a duty ratio of 0-100% and frequency of up to a few kilohertz.

Features

- >90% Efficiency
- 8V to 450V input range
- Constant-current LED driver
- Applications from a few mA to more than 1A Output
- LED string from one to hundreds of diodes
- PWM Low-Frequency Dimming via Enable pin
- Input Voltage Surge ratings up to 450V

Applications

- DC/DC or AC/DC LED Driver applications
- RGB Backlighting LED Driver
- Back Lighting of Flat Panel Displays
- General purpose constant current source
- Signage and Decorative LED Lighting
- Automotive
- Chargers





5. GND

6. NC

7. NC 8. GATE

6

7

11


10

13. LD

15. NC

16. NC

14. Rosc



Typical Application Circuit




Figure 2. Typical Application Circuit of FP6700

Functional Pin Description

Pin Name	Pin Number		Pin Function				
riii Naiile	SOP-8	SOP-16					
VIN	1	1	Input voltage 8V to 450V DC				
cs	4	2	Senses LED string current				
GND	5	3	Device ground				
GATE	8	4	Drives the gate of the external MOSFET				
PWM_D	9	5	Low Frequency PWM Dimming pin, also Enable input. Internal 100kΩ pull-down to GND				
VDD	12	6	Internally regulated supply voltage. 7.5Vnominal. Can supply up to 1rnA for external circuitry. A sufficient storage capacitor is used to provide storage when the rectified AC input is near the zero crossings.				
LD	13	7	Linear Dimming by changing the current limit				
ROSC	14	8	Threshold at current sense comparator Oscillator control A resistor connected between this pin and ground sets the PWM frequency.				

Block Diagram




Figure 3. Block Diagram of FP6700

Absolute Maximum Ratings



Note1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(T_A = 25°C unless noted otherwise)

V _{DDmax} Maximal pin Vdd voltage 7.0 7.3 8.0 V open V _{DDmax} Maximal pin Vdd voltage 13.5 V When an external applied to pin Vdd applied to pin Vdd UVLO V _{DD} V _{DD} current available for external circuitry² 1.0 mA V _{IN} = 8–100V UVLO V _{DD} undervoltage lockout threshold 6.45 6.7 6.95 V V _{IN} rising ΔUVLO V _{DD} undervoltage lockout hysteresis 500 mV V _{IN} falling V _{EN(In)} Pin PWM_D input low voltage 1.0 V V _{IN} = 8–450V V _{EN(In)} Pin PWM_D input high voltage 2.4 V V _{IN} = 8–450V R _{EN} Pin PWM_D pull-down resistance 50 100 150 kΩ V _{EN} = 5V V _{CS(In)} Current sense pull in threshold voltage 225 250 275 mW @TA = -40°C to +85°C V _{GATE(In)} GATE high output voltage V _{DD} -0.3 VDD V I _{DUT} = -10mA V _{GATE(In)} GATE low output voltage 0 0.3 V _{ID} R _{OSC} = 1.00MΩ D _{MAXhri} Maximum Oscillator PWM Duty Cycle	Symbol	Description	Min	Тур	Max	Units	Conditions
Vo	V _{INDC}	Input DC supply voltage range	8.0		450	V	DC input voltage
V _{DDmax} Maximal pin Vdd voltage 7.0 7.3 6.0 V open When an external voltag applied to pin Vdd I _{DD(ewl)} V _{DD} current available for external circuitry² 1.0 mA V _{IN} = 8–100V UVLO V _{DD} undervoltage lockout threshold 6.45 6.7 6.95 V V _{IN} rising ΔUVLO V _{DD} undervoltage lockout hysteresis 500 mV V _{IN} falling V _{EN(D)} Pin PWM_D input low voltage 1.0 V V _{IN} = 8–450V V _{EN(D)} Pin PWM_D input high voltage 2.4 V V _{IN} = 8–450V V _{EN(D)} Pin PWM_D input high voltage 2.4 V V _{IN} = 8–450V V _{EN(D)} Pin PWM_D input high voltage 2.5 250 275 mV (a) TA = -40°C to +85°C V _{GS(D)} Current sense pull in threshold voltage 225 250 275 mV (a) TA = -40°C to +85°C V _{GATE(D)} GATE high output voltage V _{DD} -0.3 V _{DD} V V _{DD} = 10mA V _{GATE(D)} GATE low output voltage 0 0.3 V _{DD} V _{DD} = 10mA V _{GATE(D)} GATE low output voltage 0 0.3 V _{DD} V _{DD} = 10mA V _{GATE(D)} Maximum Oscillator PWM Duty Cycle 100 % F _{PONNET} = 25kHz, at GATE, CS to GND, GND GND, GND GND, GND GND, GND T _{ELANK} Current sense blanking interval 150 215 280 ns V _{CS} = 0.55V _{LD} , V _{LD} = V _{DD} V _{DD} = 122 V _{DD} V _{DD} = 124 V _{DD} V _{DD} = 124 V _{DD} V _{DD} = 125 V _{DD} V _{DD} V _{DD} V _{DD} = 125 V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} = 125 V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} = 125 V _{DD} V _{DD}	I _{INsd}	Shut-Down mode supply current	0.5		1	mA	Pin PWM_D to GND, $V_{IN} = 8V$
Vobmax Maximar pin vida voltage 13.3 V applied to pin vida	V_{DD}	Internally regulated voltage	7.0	7.5	8.0	V	V_{IN} = 8–450V, $I_{DD(ext)}$ =0, pin Gate open
UVLO V _{DD} undervoltage lockout threshold 6.45 6.7 6.95 V V _{IN} rising ΔUVLO V _{DD} undervoltage lockout hysteresis 500 mV V _{IN} falling V _{EN(In)} Pin PWM_D input low voltage 1.0 V V _{IN} = 8–450V V _{EN(In)} Pin PWM_D pull-down resistance 50 100 150 kΩ V _{EN} = 5V V _{CATE(In)} Current sense pull in threshold voltage 225 250 275 mV © TA = -40°C to +85°C V _{CATE(In)} GATE high output voltage V _{DD} -0.3 VDD V Lour=10mA V _{GATE(IO)} GATE low output voltage 0 0.3 VDD V Lour=10mA V _{GATE(IO)} Gate low output voltage 0 0.3 VDD V Lour=10mA V _{GATE(IO)} Gate low output voltage 0 0.3 VDD V Lour=10mA V _{GATE(IO)} Maximum Oscillator PWM Duty Cycle 100 Maximum Oscillator PWM Duty Cycle 100 Maximum Oscillator PWM Duty Cycle Maximum Oscillator PWM Duty Cycle 0 0 0 0 0 0 0 0	V_{DDmax}	Maximal pin Vdd voltage			13.5	٧	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_{\text{DD(ext)}}$	V _{DD} current available for external circuitry ²			1.0	mA	V _{IN} = 8–100V
V_EN(III)	$UVLO\ V_{DD}$	undervoltage lockout threshold	6.45	6.7	6.95	V	V _{IN} rising
V	ΔUVLO	V _{DD} undervoltage lockout hysteresis		500		mV	V _{IN} falling
Pin PWM_D pull-down resistance 50 100 150 KΩ V _{EN} = 5V	$V_{\text{EN(Io)}}$	Pin PWM_D input low voltage			1.0	٧	V _{IN} = 8–450V
VCS(No) Current sense pull in threshold voltage 225 250 275 mV @TA = -40°C to +85°C VGATE(hi) GATE high output voltage VDD-0.3 VDD VDD-0.2 <	$V_{\text{EN(hi)}}$	Pin PWM_D input high voltage	2.4			V	V _{IN} = 8–450V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{EN}	Pin PWM_D pull-down resistance	50	100	150	kΩ	V _{EN} = 5V
V _{GATE(Io)} GATE low output voltage 0 0.3 V but = -10mA f _{OSC} Oscillator frequency 20 25 30 kHz R _{OSC} = 1.00MΩ D _{MAXInf} Maximum Oscillator PWM Duty Cycle 100 % F _{PWMM} = 25kHz, at GATE, CS from CS f	V _{CS(hi)}	Current sense pull in threshold voltage	225	250	275	mV	@TA = -40°C to +85°C
fosc Oscillator frequency 20 25 30 kHz R _{OSC} = 1.00MΩ R _{OSC} = 226kΩ D _{MAXINI} Maximum Oscillator PWM Duty Cycle 100 7% F _{PWMMI} = 25kHz, at GATE, CS 1 GND. GBD V _{LD} Linear Dimming pin voltage range 0 250 mV @TA = <85°C, V _{IN} = 12V T _{BLANK} Current sense blanking interval 150 215 280 ns V _{CS} = 0.55V _{LD} , V _{LD} = V _{DD} t _{DELAY} Delay from CS trip to GATE lo 300 ns V _{IN} = 12V, V _{LD} = 0.15, V _{CS} = 0.10, 0.22V after T _{BLANK} t _{RISE} GATE output rise time 30 50 ns C _{GATE} = 500pF t _{FALL} GATE output fall time 30 50 ns C _{GATE} = 500pF lote2 : Also limited by package power dissipation limit, whichever is lower.		GATE high output voltage	V _{DD} -0.3		VDD	V	l _{ouT} = 10mA
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_{GATE(lo)}$	GATE low output voltage	0	0.3	A . 4	V	I _{OUT} = -10mA
V _{LD} Linear Dimming pin voltage range 0 250 mV @TA = <85°C, V _{IN} = 12V T _{BLANK} Current sense blanking interval 150 215 280 ns V _{CS} = 0.55V _{LD} , V _{LD} = V _{DD} t _{DELAY} Delay from CS trip to GATE lo 300 ns V _{IN} = 12V, V _{LD} = 0.15, V _{CS} = 0 to 0.22V after T _{BLANK} t _{RISE} GATE output rise time 30 50 ns C _{GATE} = 500pF t _{FALL} GATE output fall time 30 50 ns C _{GATE} = 500pF		Oscillator frequency					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D_{MAXhf}	Maximum Oscillator PWM Duty Cycle		4	100	%	F _{PWMhf} = 25kHz, at GATE, CS to GND. GBD
$t_{DELAY} \qquad \text{Delay from CS trip to GATE lo} \qquad \qquad 300 \qquad \text{ns} \qquad \begin{array}{c} V_{IN} = 12 \text{V, } V_{LD} = 0.15 \text{, } V_{CS} = 0.15 ,$	V_{LD}	Linear Dimming pin voltage range	0		250	mV	@TA = <85°C, V _{IN} = 12V
t _{RISE} GATE output rise time t _{FALL} GATE output fall time 30 50 ns C _{GATE} = 500pF tote2: Also limited by package power dissipation limit, whichever is lower.	T _{BLANK}	Current sense blanking interval	150	215	280	ns	$V_{CS} = 0.55V_{LD}, V_{LD} = V_{DD}$
t _{FALL} GATE output fall time 30 50 ns C _{GATE} = 5000F lote2 : Also limited by package power dissipation limit, whichever is lower.	t _{DELAY}	Delay from CS trip to GATE lo			300	ns	V_{IN} = 12V, V_{LD} = 0.15, V_{CS} = 0 to 0.22V after T_{BLANK}
Jote2 : Also limited by package power dissipation limit, whichever is lower.	t _{RISE}	GATE output rise time		30	50	ns	C _{GATE} = 500pF
lote2 : Also limited by package power dissipation limit, whichever is lower.	t _{FALL}	GATE output fall time	# 4	30			C _{GATE} = 500pF
						6	

Application Information

AC/DC Off-Line Applications

The FP6700 is a low-cost off-line buck, boost or buck-boost converter control IC specifically designed for driving multi-LED stings or arrays. It can be operated from either universal AC line or any DC voltage between -450V.Optionally, passive power factor correction circuit can be used in order to pass the AC harmonic limits set by EN 61000-3-2 Class C for lighting equipment having input power less than 25W.The FP6700 can drive up to hundreds of High-Brightness (HB) LEDs or multiple strings of HB LEDs. The LED arrays can be configured as a series or series/parallel connection. The FP6700 regulates constant current that ensures controlled brightness and spectrum of the LEDs, and extends their lifetime. The FP6700 features an enable pin (PWM_D) that allows PWM control of brightness.

The FP6700 can also control brightness of LEDs by programming continuous output current of the LED driver (so-called linear dimming) when a control voltage is applied to the LD pin.

The FP6700 is offered in standard 8-pin SOIC and DIP packages. It is also available in a high voltage rated SOP-16 package for applications that require VIN greater than 250V.

The FP6700 includes an internal high-voltage linear regulator that powers all internal circuits and can also serve as a bias supply for low voltage external circuitry.

1. LED Driver Operation

The FP6700 can control all basic types of converters, isolated or non-isolated, operating in continuous or discontinuous conduction mode. When the gate signal enhances the external power MOSFET, the LED driver stores the input energy in an inductor or in the primary inductance of a transformer and, depending on the converter type, may partially deliver the energy directly to LEDs. The energy stored in the magnetic component is further delivered to the output during the off-cycle of the power MOSFET producing current through the string of LEDs (Flyback mode of operation).

When the voltage at the V_{DD} pin exceeds the UVLO threshold the gate drive is enabled. The output current is controlled by means of limiting peak current in the external power MOSFET. A current sense resistor is connected in series with the source terminal of the MOSFET. The voltage from the sense resistor is applied to the CS pin of the FP6700. When the voltage at CS pin exceeds

a peak current sense voltage threshold, the gate drive signal terminates, and the power MOSFET turns off. The threshold is internally set to 250mV, or it can be programmed externally by applying voltage to the LD pin. When soft start is required, a capacitor can be connected to the LD pin to allow this voltage to ramp at a desired rate, therefore, assuring that output current of the LED ramps gradually.

Optionally, a simple passive power factor correction circuit, consisting of 3 diodes and 2 capacitors, can be added as shown in the application circuit diagram of Figure 1.

2. Supply Current

A current of 1mA is needed to start the FP6700. As shown in block diagram, this current is internally generated in FP6700 without using bulky startup resistors typically required in the offline applications. Moreover, in many applications the FP6700 can be continuously powered using its internal linear regulator that provides a regulated voltage of 7.5V for all internal circuits.

3. Setting Light Output

When the buck converter topology of Figure 1 is selected, the peak CS voltage is a good representation of the average current in the LED. However, there is a certain error associated with this current sensing method that needs to be accounted for. This error is introduced by the difference between the peak and the average current in the inductor. For example, if the peak-topeak ripple current in the inductor is 150mA, to get a 500mA LED current the sense resistor should be 250mV/ (500mA+ 0.5*150mA) =0.43 ohm

4. Dimming

Dimming can be accomplished in two ways, separately of combined, depending on the application. Light output of the LED can be controlled either by linear change of its current, or by switching the current on and off while maintaining it constant.


The second dimming method (so-called PWM dimming) controls the LED brightness by varying the outy ratio of the output current.

The linear dimming can be implemented by applying a control voltage from 0 to 250mV to the LD pin. This control voltage overrides the internally set 250mV threshold level of the CS pin and programs the output current accordingly. For example, a potentiometer connected between V_{DD} and ground can program the control voltage at the CS pin. Applying a control voltage higher than


250mV will not change the output current setting. When higher current is desired, select a smaller sense resistor.

The PWM dimming scheme can be implemented by applying an external PWM signal to the PWM_D pin. The PWM signal can be generated by a microcontroller or a pulse generator with a duty cycle proportional to the amount of desired light output. This signal enables and disables the converter modulating the LED current in the PWM fashion. In this mode, LED current can be in one of the two states: zero or the nominal current set by the current sense resistor. It is not possible to use this method to achieve average brightness levels higher than the one set by the current sense threshold level of the FP6700. By using the PWM control method of the FP6700, the light output can be adjusted between zero and 100%. The accuracy of the PWM dimming method is limited only by the minimum gate pulse width which is a fraction of a percent of the low frequency duty


Some of the typical waveforms illustrating the PWM dimming method used with the application circuit of Figure 1 are given below. CH1 shows the MOSFET Drain voltage, CH₂ is the PWM signal to pin PWM_D and CH₄ is the current in the LED string.



33% PWM Ratio at 500Hz Dimming



95% PWM Ratio at 500Hz Dimming



0.4% PWM Ratio at 500Hz Dimming

5. Programming Operating Frequency

The operating frequency of the oscillator is programmed between 25 and 300 kHz using an external resistor connected to the R_{OSC} pin:

 $F_{OSC} = 25000/(R_{OSC} [k\&] + 22) [kHz]$

6. Power Factor Correction

When the input power to the LED driver does not exceed 25W, a simple passive power factor correction circuit can be added to the FP6700 application circuit of Figure 1 in order to pass the AC line harmonic limits of the EN61000-3-2 standard for Class C equipment. The typical application circuit diagram shows how this can be done without affecting the rest of the circuit significantly. A simple circuit consisting of 3 diodes and 2 capacitors is added across the rectified AC line input to improve the line current harmonic distortion and to achieve a power factor greater than 0.85.

7. Inductor Design

Referring to the Typical Application Circuit below the value can be calculated from the desired peakto-peak LED ripple current in the inductor.

Typically, such ripple current is selected to be 30% of the nominal LED current. In the example given here, the nominal current I_{LED} is 350mA.

The next step is determining the total voltage drop across the LED string. For example, when the string consists of 10 High-Brightness LEDs and each diode has a forward voltage drop of 3.0V at its nominal current; the total LED voltage V_{LEDS} is 30V.

Knowing the nominal rectified input voltage V_{IN} =120V*1.41=169V, the switching duty ratio can be determined, as:

D= V_{LEDs}/ V_{IN}=30/169=0.177

Then, given the switching frequency, in this example fosc=50 KHz, the required on-time of the MOSFET transistor can be calculated:

T_{ON}= D/ f_{OSC}=3.5 microsecond

The required value of the inductor is given by:

$$L = (V_{IN} - V_{LEDs}) * T_{ON}/(0.3 * I_{LED}) = 4.6 mH$$

8. Input Bulk Capacitor

An input filter capacitor should be designed to hold the rectified AC voltage above twice the LED string voltage throughout the AC line cycle. Assuming 15% relative voltage ripple across the capacitor, a simplified formula for the minimum value of the bulk input capacitor is given by:

$$C_{MIN} = I_{LED} * V_{LEDS} * 0.06 / V_{IN}^2$$

 C_{MIN} = 22 ∞ F, a value 22uF/250V can be used.

A passive PFC circuit at the input requires using two series connected capacitors at the place of calculated C_{MIN} . Each of these identical capacitors should be rated for ½ of the input voltage and have twice as much capacitance.

9. Enable

The FP6700 can be turned off by pulling the PWM_D pin to ground. When disabled, the FP6700 draws quiescent current of les than 1mA.

10. Output Open Circuit Protection

When the buck topology is used, and the LED is connected in series with the inductor, there is no need for any protection against an open circuit condition in the LED string. Open LED connection means no switching and can be continuous. However, in the case of the buck-boost or the Flyback topology the FP6700 may cause excessive voltage stress of the switching transistor and the rectifier diode and potential failure. In this case, the FP6700 can be disabled by pulling the PMW_D pin to ground when the over voltage condition is detected.




Figure 1: Typical Application Circuit

DC/DC Low Voltage Applications

1. Buck Converter Operation

The buck power conversion topology can be used when the LED string voltage is needed to be lower than the input supply voltage. The design procedure for a buck LED driver outlined in the previous chapters can be applied to the low voltage LED drivers as well. However, the designer must keep in mind that the input voltage must be maintained higher than 2 times the forward voltage drop across the LEDs. This limitation is related to the output current instability that may develop when the FP6700 buck converter operates at a duty cycle greater than 0.5. This instability reveals itself as an oscillation of the output current at a subharmonic of the switching frequency.

2. Flyback (Buck-Boost) Operation

This power conversion topology can be used when the forward voltage drop of the LED string is higher, equal or lower than the input supply voltage. For example, the buck-boost topology can be appropriate when input voltage is supplied by an automotive battery (12V) and output string consists of three to six HB LEDs, as the case may be for tail and break signal lights.

In the buck-boost converter, the energy from the input source is first stored in the inductor or a Flyback transformer when the switching transistor is ON. The energy is then delivered to the output during the OFF time of the transistor. When the energy stored in the Flyback inductor is not fully depleted by the next switching cycle (continuous conduction mode) the DC conversion between input and output voltage is given by:

$$V_{OUT} = - V_{IN}*D/(1-D)$$

The output voltage can be either higher or lower than the input voltage, depending on duty ratio.

Let us discuss the above example of an automotive LED driver that needs to drive three HB LEDs at 350mA. Knowing the nominal input voltage VIN=12V, the nominal duty ratio can be determined, as

$$D = V_{LEDs} / (V_{IN} + V_{LEDs}) = 9 / (12 + 9) = 0.43$$

Then, given the switching frequency, in this example f_{OSC} =50KHz, the required on-time of the MOSFET transistor can be calculated:

 T_{ON} =D/ f_{OSC} =8.6 microsecond

The required value of the inductor is given by:

 $L = V_{IN}^* T_{ON}/(0.3 * Iled) = 0.98mH$, use 1mH

3. Output Capacitor

Unlike the buck topology, the buck-boost converter requires an output filter capacitor to deliver power to the LED string during the ON time of switching the transistor, when the Flyback inductor current is diverted from the output of the converter.

In order to average the current in the LED, this capacitor must present impedance to the switching output AC ripple current that is much lower than the dynamic impedance R_{OUT} of the LED string. If we assume $R_{\text{OUT}}\text{=}3$ Ohm in our example, in order to attenuate the switching ripple by a factor of 10, a capacitor with equivalent series resistance (ESR) of 0.3 Ohm is needed. A chip SMT tantalum capacitor can be selected for this purpose.






Figure 2 : FP6700 Buck Driver for a single 900mA HB LED (V_{IN} = 8 – 30V)







Figure 3 : FP6700 Buck-Boost driver powering 3 to 8, 350mA HB LEDs (V_{IN} = 8 – 30 V_{IN})

Outline Information

SOP-8 Package (Unit: mm)







SYMBOLS UNIT	DIMENSION IN MILLIMETER					
STWIDGES GIVIT	MIN	NOM	MAX			
Α	1.35	1.60	1.75			
A1	0.10		0.25			
A2		1.45				
В	0.33		0.51			
С	0.19		0.25			
D	4.80		5.00			
Е	3.80		4.00			
е		1.27				
Н	5.80		6.20			
L	0.40		1.27			
У			0.10			
Ө	0°		8°			

Note 1 : Package Body Sizes Exclude Mold Flash and Gate

Note 2: Dimension L Is Measured in Gage Plane.

Note 3: Tolerance 0.10 mm Unless Otherwise Specified.

Note 4 Controlling Dimension Is Millimeter Converted Inch Dimensions Are Not necessarily Exact.

Note 5 Followed From JEDEC MO-012.

SOP-16 Package (Unit: mm)

