

**Active Clamp Forward Converters** 

## **Design Using UCC2897**



Hong Huang

August 2007

Technology for Innovators<sup>™</sup>

**W** Texas Instruments



## **Presentation Content**

- Review of Active Clamp and Reset Technique in Single-Ended • **Forward Converters**
- Design Material/Tools ٠
- Design procedure and concern
- Common Problems in Self-driven Sync Rectifier ٠
- Control-driven and TPS28225 •
- Main switch ZVS / VVS ٠
- Comparison ACFC and HB in telecom applications ٠
- Gate Drive Signals
- Solution to the problem of power-off oscillation ٠

Texas Instruments



Typical configurations (a) Low side clamp

(b) high side clamp

- Detailed comparison can be found in TI Application Note (<u>SLUA322</u>)
  Active Clamp Transformer Reset: High Side or Low Side?
- Main differences:
  - (a) Gate driving scheme
  - (b) Clamp and Reset voltage ratings
  - (c) MOSFET type for clamping

😼 Texas Instruments

Vø



## **Review of Active Clamp Reset Technique**

**Behind Your Designs** 

PARAMETER	HIGH-SIDE CLAMP	LOW-SIDE CLAMP
V <sub>DS</sub>	$\left(\frac{1}{1-D}\right) \times V_{IN}$	$\left(\frac{1}{1-D}\right) \times V_{I\!N}$
VRESET	$\left(\frac{D}{1-D}\right) \times V_{IN}$	$\left(\frac{D}{1-D}\right)  imes V_{IN}$
V <sub>C</sub>	$\left(\frac{D}{1-D}\right) \times V_{IN}$	$\left(\frac{1}{1-D}\right)  imes V_{IN}$
C <sub>cl</sub> (applied voltage)	Lower voltage by V <sub>IN</sub> Volts Highest V <sub>CI</sub> occurs at D <sub>MAX</sub> Careful attention for wide V <sub>IN</sub> applications	Higher voltage by V <sub>IN</sub> Volts Transformer turns ratio critical at for limiting V <sub>CI</sub> Careful attention for off-line, high voltage applications
C <sub>cl</sub> (component value)	Same value as low side for given ripple voltage	Same value as high side for given ripple voltage
AUX MOSFET	N-Channel Must be used for 400-V (off-line) input applica- tions	P-Channel Can't be used for 400V applications due to limited VDS rating of available devices
Gate drive	Gate drive transformer required AUX MOSFET $V_{GS}$ out of phase with main MOS-FET $V_{GS}$ – UCC2893 PWM Controller	Simple RCD clamp gate drive AUX MOSFET V <sub>GS</sub> in phase with main MOSFET V <sub>GS</sub> – UCC2891 PWM Controller

Comparison of High- and Low-Side Clamp



## **Review of Active Clamp Reset Technique**

**Behind Your Designs** 



- Voltage Clamp
- Transformer reset -

Technology for Innovators<sup>™</sup>



- Step-by-Step Design Procedure
  - Designing for High Efficiency with the Active Clamp UCC2891 PWM Controller (<u>SLUA303</u>)
  - Advances / Differences of UCC2897 from UCC2891
    - (a) 20 --pin, QFN
    - (b) LineOV
    - (c) PGND
    - (d) Hiccup OCP
    - (e) Bi-directional f-sync
    - (d) FB and SS 2.5V instead of 1.25V
- MathCad Design Files (Power stage and Loop design)
- EVMs (UCC2891, UCC2897, UCC2894)

U Texas Instruments



Active Clamp single-ended forward converter in telecom applications

**Behind Your Designs** 

EVM Specs: Vin = 36V to 75V, Vo = 3.3V, Io = 30A, Po = 100W •



**UCC2891 EVM** 

**UCC2897 EVM** 



Input voltage: 390Vdc Rated Power: 320W Output voltage: 12Vdc Output current: 26A





Technology for Innovators<sup>™</sup>

**W** Texas Instruments



- Power stage design
- Program IC
- Switching frequency, magnetizing inductance, two resonant frequencies, and dead-time
- Switching losses and ZVS/VVS
- Capacitance at Vref and VDD should be minimum ratio 1:10 (e.g. if Vref cap is .1uF then VDD cap minimum 1.0uF)
- Observing Vref maximum load capability, less than 5mA. If tie a resistor between FB and Vref, that resistor typical value is about 2k ohm.
- Duty cycle (D) and turns ratio (N) to balance MOSFET voltage ratings

- N  $\uparrow \rightarrow$  D  $\uparrow \rightarrow$  more stress on main FET (primary)

- N  $\downarrow \rightarrow$  D  $\downarrow \rightarrow$  more stress on catch FET (secondary)

- (a) forward FET Vds =  $(Vin/N) \times D/(1-D) + Vo;$
- (b) catch FET Vds = Vin/N;

(c) primary main FET Vds = Vin x 1/(1-D);

(d) clamp FET Vds = Vin x 1/(1-D) - Vin = Vin x D/(1-D)

How to achieve primary main switch ZVS / VVS

**Behind Your Designs** 

The



- If the secondary side leakage is small the magnetizing energy necessary to turn D1 on will be diverted through D3 (Q3) during the reverse recovery of D4 (or Q4 reverse conduction)
- After the reverse recovery of D4, the magnetizing energy will continue discharging through the loop shown in blue
- Since there is no energy to turn D1 ON, ZVS of Q1 does not take place.

**TEXAS INSTRUMENTS** 



Behind Your Designs  $V_{cl}$  +  $U_{c}$  +  $U_$ 

 $I_{M}^{+} = \frac{NV_{O}}{2L f_{e}}$ 

0



Vds reversed and clamped by the body diode.



(b) Theoretical waveforms

📲 Texas Instruments

Technology for Innovators<sup>™</sup>





- LC resonance as its nature can recycle the energy back to the source.
- MOSFET turn-on at reduced voltages will make less power losses.
- Efficiency is then improved.



AP TEXAS INSTRUMENTS



## UCC2891/2/3/4/7 achieves ZVS / VVS

Two resonance present:

- Magnetizing inductance and clamp capacitor
- Magnetizing inductance and equivalent Cds



Technology for Innovators<sup>™</sup>



**Review of Active Clamp Reset Technique Behind Your Designs** Vgs Q1 +VIN 04 D3 LOAD Vgs Q2 Q1 CCLAMP 03 VIN + VCR D1 Q2 SR Vds Q1 D2 DRIVE 11  $\omega_R =$  $\sqrt{L_M \times C_{DS}}$ -IR AB RCD TYPE IM Im ٩t -H ΔB -IR ACTIVE RESET  $\omega_{cL} =$  $\overline{\sqrt{L_M \times C_{CL}}}$ IM 1 cl -IR te t<sub>5</sub> t7 t8 t1 t2 t3 to 14

- Voltage Clamp
- Transformer reset

Technology for Innovators<sup>™</sup>



- Magnetizing current direction reversed before clamp FET turns off
- Magnetic field energy (current) sufficient:
  - lower the magnetizing inductance
- Primary side:
  - a higher primary leakage or an external saturable inductor (MagAmp)
- Secondary side:
  - an external saturable inductor (MagAmp) to block magnetizing current discharging from the secondary loop for a short time.



Switching Power Loss due to Cds Energy Discharged at Turn-on with respect to the Vds

The efficiency drops when turn on at different Vds from a 300W converter at 20% load level:

- Turn on at Vds = 350V, -2.64%
- Turn on at Vds = 150V, -0.71%

In lower voltage applications, efficiency improvement may not be significant.



• Efficiency drop vs Vds variation.

*fsw* = 200kHz and Cds = 500pF @ Vds = 25V.



**Behind Your Designs** 

ZVS/VVS can be achieved by properly and adequately lowering the magnetizing inductance Lm to improve the efficiency in off-line applications.

#### Vin = 390V, Vo = 12V, Lm = 0.65 mH



Technology for Innovators<sup>™</sup>

**TEXAS INSTRUMENTS** 



Efficiency results from different design of magnetizing inductance:

- Lm = 3.08mH, valley voltage about 350V
- Lm = 0.65mH, valley voltage about 180V
- test conditions:
  - fsw = 160kHz
  - Vin = 390V
  - Vo = 12V
  - Full load = 320W



Load Level = 1 representing full load 320W

**U** Texas Instruments

**ZVS** observations on ACFC (UCC2891/7 EVM)

 $Lm = 25 \,\mu H$ 

**Behind Your Designs** 

The

 $Lm = 95 \mu H$ 

Vin = 42V, Vo = 3.3V, Io = 0A

Run M 1.00µs Tek Stop ۰ 💻 🔸 Δ: 7.04 V Ch3 @: 7.14 V Fine Scale Fine Scale 4.96 V /div Vds Vds = 70V Vgs 3 ويرجل بالاراد الأرج بالرجاح بالأجر والمرجر والمرجر والمرجر والمرجر Vds < 3VCh1 20.0 V M 20.0ns A Ch1 L 26.0 V Ch3 4.96 V 1 51.00 % Bandwidth Fine Scale Probe Ch1 2.00 V Ch2 10.0 V Coupling Position Offset Invert (4.96 V) Setup ĎС Off Full -2.08 div 0.000 V /div 10 X **II**→▼ -24.0000ns

![](_page_18_Figure_4.jpeg)

### Vin = 40V, Vo = 3.3V, Io = 0A

19

14:56:02

Technology for Innovators<sup>™</sup>

Trig'd

**ZVS** observations on Active Clamp Forward Converter

**Behind Your Designs** 

The

 $Lm = 95 \mu H$ 

![](_page_19_Figure_3.jpeg)

Lm = 25 μH

#### Vin = 40V, Vo = 3.3V, Io = 10A

![](_page_19_Figure_6.jpeg)

Technology for Innovators<sup>™</sup>

![](_page_20_Picture_0.jpeg)

## Issues from self-driven SR in ACFC

**Behind Your Designs** 

#### Power shutdown oscillation

\* cause: self-driven SR feedback the capacitor stored energy to the primary

- \* solutions:
- soft stop to control secondary capacitor discharge most effective way
- using control-driven SR
- rating the avalanche energy high enough  $(\frac{1}{2}C_{O}V_{O}^{2})$ , or the voltage rating high enough
- Oscillation from fast load step down change

\* <u>cause</u>:

- control lost after duty cycle reached zero from the load step down change
- self-driven SR feedback the capacitor stored energy to the primary

\* <u>solutions</u>:

- slower loop response design;
- higher Dmax design
- Reversing current at light load and no load
  - \* cause: self-driven SR catch FET conducting
  - \* Solutions:
  - Using control-driven SR
  - Turning off SR

![](_page_21_Picture_0.jpeg)

**Behind Your Designs** 

Observations

![](_page_21_Figure_3.jpeg)

Technology for Innovators<sup>™</sup>

![](_page_22_Picture_0.jpeg)

## **Mechanism of the Oscillation during Power Shutdown**

**Behind Your Designs** 

Oscillation from secondary energy ٠ feedback to the primary from self-driven SR during power shutdown

LineUV (power shutdown)  $\rightarrow$ 

T1 a(+) and c(+)  $\rightarrow$ Q4 on and reverse Lo current  $\rightarrow$ T1 b(+) and d(+)  $\rightarrow$ 

Q3 on (energy transfer to primary)  $\rightarrow$ Magnetizing current reduction  $\rightarrow$ 

```
T1 a(+) and c(+) \rightarrow \text{Loop}...
```

With soft stop, both Q1 and Q2 are controlled during power down. The secondary stored energy will be discharged in control manner. The oscillation then will be eliminated, refer to the 2nd slide.

![](_page_22_Figure_9.jpeg)

![](_page_23_Picture_0.jpeg)

![](_page_23_Figure_1.jpeg)

Oscillation appears during power shutdown without soft stop

![](_page_23_Figure_3.jpeg)

- Oscillation does not appear during power shutdown with soft stop
  - using SS/SD pin and a comparator
  - feature to be added

![](_page_24_Picture_0.jpeg)

**Behind Your Designs** 

• Load step down change (30A to 3A) at 72Vin, 3.3Vo:

High voltage swing across Q1 drain and source

![](_page_24_Figure_4.jpeg)

**W** Texas Instruments

![](_page_25_Picture_0.jpeg)

## **Load Transient Ringing**

147 V

146 V

ANALARA ARABA ARABA ARABARA ARAB

A Trigger Slope

Mode

Auto

& Holdoff

Δ:

@:

Slope

Level

540mV

**Behind Your Designs** 

Tek Stop

2

Ch3

Type

Edge

5.00 V

والمربس والمراجع فيالم فالمناجع فبالمراجع فبالمراجع فالمراجع فالمراجع فبالمراجع فيراجع فيتراجع والمراجع فيتراجع والمراجع

Mechanism ٠

- control lost after duty cycle reached zero from load step down change

- secondary self-driven SR oscillation
- Fast loop compensation, or ٠
- High maximum duty cycle setup

Ch1 50.0 V Ch2 1.00 V \%M 40.0µs A Ch2 \ 540mV

31.80 %

Coupling

DC

₿vCh4 5.00 V

Source

Ch2

- With slower loop compensation or ٠ reduced maximum duty cycle
- Vds swing peak reduced
- Vo load transient response becomes slower

![](_page_25_Figure_11.jpeg)

Technology for Innovators<sup>™</sup>

![](_page_26_Picture_0.jpeg)

![](_page_26_Figure_1.jpeg)

![](_page_27_Picture_0.jpeg)

• Jitter: 120 ns (VDD ≥ 9.2V)

![](_page_27_Figure_2.jpeg)

•

Jitter 12 ns (VDD < 9.2V)

External Solution: set up VDD between 8.5V and 9.2V

Technology for Innovators<sup>™</sup>

😼 Texas Instruments

![](_page_28_Picture_0.jpeg)

## Gate Signal Jitter (root cause) - fixed and tested

**Behind Your Designs** 

#### Persistence = 13.2ns (rising edge)

![](_page_28_Figure_4.jpeg)

![](_page_28_Figure_5.jpeg)

![](_page_29_Picture_0.jpeg)

- Fix gate signal jitter
- Keep LineUV as before (latch off)
- Add soft stop feature

TEXAS INSTRUMENTS

![](_page_30_Picture_0.jpeg)

![](_page_30_Figure_1.jpeg)

31

Technology for Innovators<sup>™</sup>

![](_page_31_Picture_0.jpeg)

Off-time and On-time - inversely proportional to *lch1* and *lch2*, respectively

$$Ich1 = I2 - I1$$
$$= \frac{2.5V}{R_{OFF1}} - \frac{Vin - 2.5V}{R_{OFF2}}$$

$$\mathsf{Vin} \uparrow \to I\mathsf{ch1} \downarrow \to \mathsf{toff} \uparrow$$

$$Ich2 = I3 + I4$$
  
=  $\frac{2.5V}{R_{ON1}} + (\frac{R_{ON3} \times V_{IN}}{R_{ON3} + R_{ON4}}) \times \frac{1}{R_{ON2}}$ 

 $Vin \uparrow \rightarrow \mathit{I}ch2 \uparrow \rightarrow ton \downarrow$ 

![](_page_31_Figure_6.jpeg)

32

Technology for Innovators<sup>™</sup>

![](_page_32_Picture_0.jpeg)

- Vref has a 1-Volt spike when VDD arises about 4V during start
- When using Vref+PGood for power good signal, this may cause false Power-Good signal without R2.
- By adding R2, the 1-V spike influence on the transistor can be eliminated.

![](_page_32_Figure_4.jpeg)

**TEXAS INSTRUMENTS** 

![](_page_33_Picture_0.jpeg)

## **Comparison between Active Clamp Forward and HB in** telecom applications

**Behind Your Designs** 

![](_page_33_Figure_3.jpeg)

![](_page_33_Figure_4.jpeg)

Low-side Active Clamp Forward Converter

Symmetrical HB Converter

**W** Texas Instruments

![](_page_34_Picture_0.jpeg)

## Comparison between Active Clamp Forward and HB in telecom applications

**Behind Your Designs** 

#### Efficiency •

- Symmetrical HB may not provide ZVS
- ACFC ZVS/VVS
- Critical with higher switching frequency and power density in 1/4 or 1/8 bricks
- Switching frequency: ٠

- HB doubled FET's frequency seen at input and output – may help to reduce the caps but the switching losses proportional to 0.5 x Vin hard switching - ACFC: MOSFET freq seen at input/output. VV Switching losses – partially soft

#### **Components and board space** ٠

- HB: (a) High side gate driver, (b) flux imbalance caps, (c) caps for center tap point, (d) same size of high- and low side MOSFETs

- ACFC: (a) - (b) no, (c) clamp cap, (d) clamp FET smaller one, (e) x2 voltage rating

- Cost •
  - HB: cost for (a) (c)
  - ACFC: cost for (c) (e)
- Secondary Sync Rectifier (control-driven SR) ٠

![](_page_35_Picture_0.jpeg)

# Comparison between Active Clamp Forward and HB in telecom applications

**Behind Your Designs** 

- Current sensing:
  - HB: current sensing transformer or floating sensing resistor (OpAmp may need)
  - ACFC: CT or resistor flexibility, cost and board space

#### • Transformer:

- HB: two windings at secondary PCB design complication, center-tap, more space
- ACFC: single winding at secondary
- Critical with higher switching frequency and power density in 1/4 or 1/8 bricks

#### Transient response:

- HB may be faster than ACFC (clamp cap)

### Secondary Sync Rectifier

- HB: not able to make self-driven (extra winding may need)
- ACFC: self-driven ok (control-driven available with TPS28225 or similar)

#### • Summary:

- (a) Similar total cost with ACFC slightly lower
- (b) ACFC slightly less component count
- (c) ACFC higher efficiency and less board space higher power density possible for the same cost and board space

![](_page_36_Picture_0.jpeg)

# **THANK YOU!**

<u>Contact Info:</u> Hong Huang +(603)-222-8533 hong\_huang@ti.com

Technology for Innovators<sup>™</sup>

37

37

TEXAS INSTRUMENTS