## PRODUCT OVERVIEW

## SAM88RCRI PRODUCT FAMILY

Samsung's SAM88RCRI family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes.

A address/data bus architecture and a large number of bit-configurable I/O ports provide a flexible programming environment for applications with varied memory and I/O requirements. Timer/counters with selectable operating modes are included to support real-time operations.

## S3C9442/C9444/C9452/C9454 MICROCONTROLLER

The S3C9442/C9444/C9452/C9454 single-chip 8-bit microcontroller is designed for useful A/D converter, SIO application field. The S3C9442/C9444/C9452/C9454 uses powerful SAM88RCRI CPU and S3C9442/C9444/C9452/C9454 architecture. The internal register file is logically expanded to increase the onchip register space.
The S3C9442/C9444/C9452/C9454 has 2K/4K bytes of on-chip program ROM and 208 bytes of RAM. The S3C9442/C9444/C9452/C9454 is a versatile general-purpose microcontroller that is ideal for use in a wide range of electronics applications requiring simple timer/counter, PWM. In addition, the S3C9442/C9444/C9452/C9454's advanced CMOS technology provides for low power consumption and wide operating voltage range.

Using the SAM88RCRI design approach, the following peripherals were integrated with the SAM88RCRI core:

- Three configurable I/O ports (18 pins)
- Four interrupt sources with one vector and one interrupt level
- One 8-bit timer/counter with time interval mode
- Analog to digital converter with nine input channels and 10-bit resolution
- One 8-bit PWM output

The S3C9442/C9444/C9452/C9454 microcontroller is ideal for use in a wide range of electronic applications requiring simple timer/counter, PWM, ADC. S3C9452/C9454 is available in a 20/16-pin DIP and a 20-pin SOP package. S3C9452/C9454 is available in a 8-pin and a 8-pin SOP package.

## MTP

The S3F9444/F9454 is an MTP (Multi Time Programmable) version of the S3C9442/C9444/C9452/C9454 microcontroller. The S3F9444/F9454 has on-chip 4-Kbyte multi-time programmable flash ROM instead of masked ROM. The S3F9444/F9454 is fully compatible with the S3C9442/C9444/C9452/C9454, in function, in D.C. electrical characteristics and in pin configuration.

## SAMSUNG

## FEATURES

## CPU

- SAM88RCRI CPU core
- The SAM88RCRI core is low-end version of the current SAM87 core.


## Memory

- 2/4-Kbyte internal program memory
- 208-byte general purpose register area


## Instruction Set

- 41 instructions
- The SAM88RCRI core provides all the SAM87 core instruction except the word-oriented instruction, multiplication, division, and some one-byte instruction.


## Instruction Execution Time

- 400 ns at 10 MHz fosc (minimum)


## Interrupts

- 4 interrupt sources with one vector
- One interrupt level


## General I/O

- Three I/O ports (Max 18 pins)
- Bit programmable ports


## 8-bit High-speed PWM

- 8-bit PWM 1-ch (Max: 156 kHz)
- 6-bit base + 2-bit extension


## Built-in reset Circuit

- Low voltage detector for safe reset


## Timer/Counters

- One 8-bit basic timer for watchdog function
- One 8-bit timer/counter with time interval modes


## A/D Converter

- Nine analog input pins
- 10-bit conversion resolution


## Oscillation Frequency

- 1 MHz to 10 MHz external crystal oscillator
- Maximum 10 MHz CPU clock
- Internal RC: 3.2 MHz (typ.), 0.5 MHz (typ.) in $V_{D D}=5 \mathrm{~V}$


## Operating Temperature Range

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Operating Voltage Range

- 2.0 V (LVR Level) to 5.5 V


## Smart Option

## Package Types

- S3C9452/C9454:
- 20-DIP-300A
- 20-SOP-375
- 16-DIP-300A
- S3C9442/C9444
- 8-DIP-300
- 8-SOP-225


## BLOCK DIAGRAM



Figure 1-1. Block Diagram

## PIN ASSIGNMENTS



Figure 1-2. Pin Assignment Diagram (20-Pin DIP/SOP Package)


Figure 1-3. Pin Assignment Diagram (16-Pin DIP Package)


Figure 1-4. Pin Assignment Diagram (8-Pin DIP/SOP Package)

## PIN DESCRIPTIONS

Table 1-1. S3C9452/C9454 Pin Descriptions

| Pin Name | In/Out | Pin Description | $\begin{gathered} \hline \text { Pin } \\ \text { Type } \end{gathered}$ | Share Pins |
| :---: | :---: | :---: | :---: | :---: |
| P0.0-P0.7 | 1/0 | Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software. Port0 pins can also be used as A/D converter input, PWM output or external interrupt input. | E-1 | ADC0-ADC7 INT0/INT1 PWM |
| P1.0-P1.1 | 1/0 | Bit-programmable I/O port for Schmitt trigger input or push-pull, open-drain output. Pull-up resistors or pull-down resistors are assignable by software. | E-2 | $\mathrm{X}_{\text {IN }}, \mathrm{X}_{\text {OUT }}$ |
| P1.2 | 1 | Schmitt trigger input port | B | RESET |
| P2.0-P2.6 | 1/0 | Bit-programmable I/O port for Schmitt trigger input or push-pull, open-drain output. Pull-up resistors are assignable by software. | $\begin{gathered} \mathrm{E} \\ \mathrm{E}-1 \end{gathered}$ | $\begin{gathered} -\overline{-} \\ \text { ADC8/CLO } \\ \text { T0 } \end{gathered}$ |
| $\mathrm{X}_{\text {IN, }} \mathrm{X}_{\text {OUT }}$ | - | Crystal/Ceramic, or RC oscillator signal for system clock. |  | P1.0-P1.1 |
| RESET | 1 | Internal LVR or External RESET | B | P1.2 |
| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ | - | Voltage input pin and ground |  | - |
| CLO | 0 | System clock output port | E-1 | P2.6 |
| INT0-INT1 | I | External interrupt input port | E-1 | P0.0, P0.1 |
| PWM | 0 | 8-Bit high speed PWM output | E-1 | P0.6 |
| T0 | 0 | Timer0 match output | E-1 | P2.0 |
| ADC0-ADC8 | I | A/D converter input | $\begin{gathered} \hline \mathrm{E}-1 \\ \mathrm{E} \end{gathered}$ | $\begin{gathered} \hline \text { P0.0-P0.7 } \\ \text { P2.6 } \\ \hline \end{gathered}$ |

## PIN CIRCUITS



Figure 1-5. Pin Circuit Type A


Figure 1-7. Pin Circuit Type C


Figure 1-6. Pin Circuit Type B


Figure 1-8. Pin Circuit Type D


Figure 1-9. Pin Circuit Type E


Figure 1-10. Pin Circuit Type E-1


Figure 1-11. Pin Circuit Type E-2

## ADDRESS SPACES

## OVERVIEW

The S3C9442/C9444/C9452/C9454 microcontroller has two kinds of address space:

- Internal program memory (ROM)
- Internal register file

A 12-bit address bus supports program memory operations. A separate 8 -bit register bus carries addresses and data between the CPU and the internal register file.

The S3C9442/C9444/C9452/C9454 have 2-Kbytes or 4-Kbytes of mask-programmable on-chip program memory: which is configured as the Internal ROM mode, all of the 4-Kbyte internal program memory is used.

The S3C9442/C9444/C9452/C9454 microcontroller has 208 general-purpose registers in its internal register file. Twenty-six bytes in the register file are mapped for system and peripheral control functions.

## PROGRAM MEMORY (ROM)

## Normal Operating Mode

The S3C9442/C9444/C9452/C9454 have 2-Kbytes (locations 0H-07FFH) or 4-Kbytes (locations 0H-0FFFH) of internal mask-programmable program memory.

The first 2-bytes of the ROM $(0000 \mathrm{H}-0001 \mathrm{H})$ are interrupt vector address.
Unused locations ( $0002 \mathrm{H}-00 \mathrm{FFH}$ except $3 \mathrm{CH}, 3 \mathrm{DH}, 3 \mathrm{EH}, 3 \mathrm{FH}$ ) can be used as normal program memory. $3 \mathrm{CH}, 3 \mathrm{DH}, 3 \mathrm{EH}, 3 \mathrm{FH}$ is used smart option ROM cell.

The program reset address in the ROM is 0100 H .

| (Decimal) |  | (HEX) |
| :---: | :---: | :---: |
| 4.095 |  | 1000H |
|  | 4-Kbyte Program Memory Area |  |
| 2,047 |  | 07FFH |
|  | 2-Kbyte <br> Program Memory Area |  |
| 256 | - - Program Start | 0100H |
| 64 | Smart option ROM cell | 0040H |
| 60 |  | 003CH |
|  |  | 0002H |
| 1 | Interrupt Vector | 0001H |
| 0 |  | 0000H |

Figure 2-1. Program Memory Address Space

## Smart Option

Smart option is the ROM option for starting condition of the chip.
The ROM addresses used by smart option are from 003CH to 003FH. The S3C9442/C9444/C9452/9454 only use 003EH, 003FH. Not used ROM address 003CH, 003DH should be initialized to be initialized to 00 H . The default value of ROM is FFH (LVR enable, internal RC oscillator).


## NOTES:

1. When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.
2. The value of unused bits of $3 \mathrm{EH}, 3 \mathrm{FH}$ is don't care.
3. When LVR is enabled, LVR level must be set to appropriate value, not default value.

Figure 2-2. Smart Option

## PROGRAMMING TIP - Smart Option Setting

```
<< Interrupt Vector Address >>
ORG 0000H
Vector 00H, INT_9454 ; S3C9454 has only one interrupt vector
<< Smart Option Setting >>
ORG 003CH
DB 00H ; 003CH, must be initialized to 0.
DB 00H
003DH, must be initialized to 0.
DB 0E7H
DB 03H
; 003FH, Internal RC (3.2 MHz in V VD = 5 V)
<< Reset >>
ORG 0100H
RESET; DI
```


## REGISTER ARCHITECTURE

The upper 64-bytes of the S3C9442/C9444/C9452/C9454's internal register file are addressed as working registers, system control registers and peripheral control registers. The lower 192-bytes of internal register file $(00 \mathrm{H}-\mathrm{BFH})$ is called the general purpose register space. 234 registers in this space can be accessed; 208 are available for general-purpose use.

For many SAM88RCRI microcontrollers, the addressable area of the internal register file is further expanded by additional register pages at the general purpose register space ( $00 \mathrm{H}-\mathrm{BFH}$ : page0). This register file expansion is not implemented in the S3C9442/C9444/C9452/C9454, however.

The specific register types and the area (in bytes) that they occupy in the internal register file are summarized in Table 2-1.

Table 2-1. Register Type Summary

| Register Type | Number of Bytes |
| :--- | :---: |
| CPU and system control registers | 11 |
| Peripheral, I/O, and clock control and data registers | 15 |
| General-purpose registers (including the 16-bit | 208 |
| common working register area) | 234 |
| Total Addressable Bytes |  |



Figure 2-3. Internal Register File Organization

## COMMON WORKING REGISTER AREA (COH-CFH)

The SAM88RCRI register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

This16-byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages. However, because the S3C9442/C9444/C9452/C9454 uses only page 0, you can use the common area for any internal data operation.

The Register (R) addressing mode can be used to access this area
Registers are addressed either as a single 8-bit register or as a paired 16-bit register. In 16-bit register pairs, the address of the first 8-bit register is always an even number and the address of the next register is an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+1) odd-numbered register.


Figure 2-4. 16-Bit Register Pairs

## PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations $\mathrm{COH}-\mathrm{CFH}$, using working register addressing mode only.

Examples: 1. $\mathrm{LD} \quad 0 \mathrm{C} 2 \mathrm{H}, 40 \mathrm{H}$; Invalid addressing mode!
Use working register addressing instead:
LD $\quad$ R2,40H $\quad ; \quad \mathrm{R} 2(\mathrm{C} 2 \mathrm{H}) \leftarrow$ the value in location 40 H
2. ADD $0 \mathrm{C} 3 \mathrm{H}, \# 45 \mathrm{H}$; Invalid addressing mode!

Use working register addressing instead:
ADD R3,\#45H
; R3 $(\mathrm{C} 3 \mathrm{H}) \leftarrow \mathrm{R} 3+45 \mathrm{H}$

## SYSTEM STACK

S3C9-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3C9442/C9444/C9452/C9454 architecture supports stack operations in the internal register file.

## Stack Operations

Return addresses for procedure calls and interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address is always decremented before a push operation and incremented after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-4.


Figure 2-5. Stack Operations

## Stack Pointer (SP)

Register location D9H contains the 8-bit stack pointer (SP) that is used for system stack operations. After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C9442/C9444/C9452/C9454, the SP must be initialized to an 8 -bit value in the range $00 \mathrm{H}-0 \mathrm{COH}$.

## NOTE

In case a Stack Pointer is initialized to 00 H , it is decreased to FFH when stack operation starts. This means that a Stack Pointer access invalid stack area. We recommend that a stack pointer is initialized to COH to set upper address of stack to BFH.

## PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

| LD | SP,\#0COH | $\mathrm{SP} \leftarrow \mathrm{COH}$ (Normally, the SP is set to COH by the initialization routine) |
| :---: | :---: | :---: |
|  |  |  |
| - ${ }^{\text {c }}$ |  |  |
| - |  |  |
| PUSH | SYM | Stack address 0BFH $\leftarrow$ SYM |
| PUSH | R15 | Stack address 0BEH $\leftarrow$ R15 |
| PUSH | 20 H | Stack address 0BDH $\leftarrow 20 \mathrm{H}$ |
| PUSH | R3 | Stack address 0BCH $\leftarrow$ R3 |
| - ${ }^{\text {a }}$ |  |  |
| - |  |  |
| - |  |  |
| POP | R3 | R3 $\leftarrow$ Stack address 0BCH |
| POP | 20 H | $20 \mathrm{H} \leftarrow$ Stack address 0BDH |
| POP | R15 | R15 $\leftarrow$ Stack address 0BEH |
| POP | SYM | SYM $\leftarrow$ Stack address 0BFH |

ADDRESSING MODES

## OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RCRI instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The SAM88RCRI instruction set supports six explicit addressing modes. Not all of these addressing modes are available for each instruction. The addressing modes and their symbols are as follows:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Relative Address (RA)
- Immediate (IM)


## REGISTER ADDRESSING MODE (R)

In Register addressing mode, the operand is the content of a specified register (see Figure 3-1). Working register addressing differs from Register addressing because it uses an 16-byte working register space in the register file and an 4-bit register within that space (see Figure 3-2).


Sample Instruction:
DEC CNTR ; Where CNTR is the label of an 8-bit register address

Figure 3-1. Register Addressing


Figure 3-2. Working Register Addressing

## INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location.


Sample Instruction:
RL @SHIFT ; Where SHIFT is the label of an 8-bit register ddress

Figure 3-3. Indirect Register Addressing to Register File

INDIRECT REGISTER ADDRESSING MODE (Continued)


Figure 3-4. Indirect Register Addressing to Program Memory

INDIRECT REGISTER ADDRESSING MODE (Continued)


Figure 3-5. Indirect Working Register Addressing to Register File

INDIRECT REGISTER ADDRESSING MODE (Concluded)


Figure 3-6. Indirect Working Register Addressing to Program or Data Memory

## INDEXED ADDRESSING MODE (X)

Indexed ( X ) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127 . This applies to external memory accesses only (see Figure 3-8).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory, external program memory, and for external data memory, when implemented.


Figure 3-7. Indexed Addressing to Register File

INDEXED ADDRESSING MODE (Continued)


Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset

INDEXED ADDRESSING MODE (Concluded)


Figure 3-9. Indexed Addressing to Program or Data Memory with Long Offset

## DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.


Sample Instructions:
LDC $\quad$ R5,1234H; The values in the program address (1234H)are loaded into register R5.
LDE $\quad \mathrm{R} 5,1234 \mathrm{H}$; Identical operation to LDC example, except that external program memory is accessed.

Figure 3-10. Direct Addressing for Load Instructions

DIRECT ADDRESS MODE (Continued)


Figure 3-11. Direct Addressing for Call and Jump Instructions

## RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a two's-complement signed displacement between -128 and +127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

The instructions that support RA addressing is JR.


Figure 3-12. Relative Addressing

## IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. Immediate addressing mode is useful for loading constant values into registers.


Figure 3-13. Immediate Addressing

## 4

## CONTROL REGISTERS

## OVERVIEW

In this section, detailed descriptions of the S3C9442/C9444/C9452/C9454 control registers are presented in an easy-to-read format. These descriptions will help familiarize you with the mapped locations in the register file. You can also use them as a quick-reference source when writing application programs.

System and peripheral registers are summarized in Table 4-1. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More information about control registers is presented in the context of the various peripheral hardware descriptions in Part II of this manual.

Table 4-1. System and Peripheral Control Registers

| Register name | Mnemonic | Address \& Location |  | RESET value (Bit) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Address | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Timer 0 counter register | TOCNT | DOH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Timer 0 data register | TODATA | D1H | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timer 0 control register | TOCON | D2H | R/W | 0 | 0 | - | - | 0 | - | 0 | 0 |
| Location D3H is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Clock control register | CLKCON | D4H | R/W | 0 | - | - | 0 | 0 | - | - | - |
| System flags register | FLAGS | D5H | R/W | x | x | X | X | - | - | - | - |
| Locations D6H-D8H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Stack pointer register | SP | D9H | R/W | x | x | X | X | X | x | x | x |
| Location DAH is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| MDS special register | MDSREG | DBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer control register | BTCON | DCH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer counter | BTCNT | DDH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Test mode control register | FTSTCON | DEH | W | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
| System mode register | SYM | DFH | R/W | - | - | - | - | - | 0 | 0 | 0 |

## NOTES:

1.     - : Not mapped or not used, $x$ : Undefined
2. The factory test mode register, FTSTCON, is for factory use only. Its value should always be ' 00 H ' during the normal operation.

Table 4-1. System and Peripheral Control Registers (Continued)

| Register Name | Mnemonic | Address Hex | R/W | Bit Values After RESET |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Port 0 data register | P0 | EOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 1 data register | P1 | E1H | R/W | - | - | - | - | - | 0 | 0 | 0 |
| Port 2 data register | P2 | E2H | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations E3H-E5H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Port 0 control register (High byte) | POCONH | E6H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 control register | P0CONL | E7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 interrupt pending register | POPND | E8H | R/W | - | - | - | - | 0 | 0 | 0 | 0 |
| Port 1 control register | P1CON | E9H | R/W | 0 | 0 | - | - | 0 | 0 | 0 | 0 |
| Port 2 control register (High byte) | P2CONH | EAH | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 2 control register (Low byte) | P2CONL | EBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations ECH-F1H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| PWM data register | PWMDATA | F2H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM control register | PWMCON | F3H | R/W | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| STOP .control register | STOPCON | F4H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations F5H-F6H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| A/D control register | ADCON | F7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| A/D converter data register ( High ) | ADDATAH | F8H | R | x | x | X | X | x | X | X | X |
| A/D converter data register ( Low ) | ADDATAL | F9H | R | 0 | 0 | 0 | 0 | 0 | 0 | X | x |
| Locations FAH-FFH are not mapped |  |  |  |  |  |  |  |  |  |  |  |

NOTE: - : Not mapped or not used, x: Undefined

Bit number(s) that is/are appended to the


Figure 4-1. Register Description Format

ADCON - A/D Converter Control Register

| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

.7-. 4

## A/D Converter Input Pin Selection Bits

| 0 | 0 | 0 | 0 | ADC0 (P0.0) |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | ADC1 (P0.1) |
| 0 | 0 | 1 | 0 | ADC2 (P0.2) |
| 0 | 0 | 1 | 1 | ADC3 (P0.3)/ In S3C9444, connected with GND internally |
| 0 | 1 | 0 | 0 | ADC4 (P0.4)/ In S3C9444, connected with GND internally |
| 0 | 1 | 0 | 1 | ADC5 (P0.5)/ In S3C9444, connected with GND internally |
| 0 | 1 | 1 | 0 | ADC6 (P0.6)/ In S3C9444, connected with GND internally |
| 0 | 1 | 1 | 1 | ADC7 (P0.7)/ In S3C9444, connected with GND internally |
| 1 | 0 | 0 | 0 | ADC8 (P2.6)/ In S3C9444, connected with GND internally |
| 1 | 0 | 0 | 1 | Connected with GND internally |
| 1 | 0 | 1 | 0 | Connected with GND internally |
| 1 | 0 | 1 | 1 | Connected with GND internally |
| 1 | 1 | 0 | 0 | Connected with GND internally |
| 1 | 1 | 0 | 1 | Connected with GND internally |
| 1 | 1 | 1 | 0 | Connected with GND internally |
| 1 | 1 | 1 | 1 | Connected with GND internally |

. 3
End-of-Conversion Status Bit

| 0 | A/D conversion is in progress |
| :--- | :--- |
| 1 | A/D conversion complete |

Clock Source Selection Bit (note)

| 0 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 16\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| :---: | :---: | :--- |
| 0 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 8\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| 1 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 4\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| 1 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 1\left(\mathrm{f}_{\mathrm{OSC}} \leq 2.5 \mathrm{MHz}\right)$ |

. 0
Conversion Start Bit

| 0 | No meaning |
| :--- | :--- |
| 1 | A/D conversion start |

NOTE: Maximum ADC clock input $=4 \mathrm{MHz}$.

## BTCON - Basic Timer Control Register

|  | $\mathbf{. 7}$ | $\mathbf{. 6}$ | .5 | .4 | . $\mathbf{3}$ | . $\mathbf{2}$ | . $\mathbf{1}$ | . $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

.7-. 4
Watchdog Timer Function Enable Bit

| 1 | 0 | 1 | 0 | Disable watchdog timer function |
| :--- | :--- | :--- | :--- | :--- |
| Others |  |  |  | Enable watchdog timer function |

.3-. 2
Basic Timer Input Clock Selection Code

| 0 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 4096$ |
| :--- | :--- | :--- |
| 0 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 1024$ |
| 1 | 0 | $\mathrm{f}_{\text {OSC }} / 128$ |
| 1 | 1 | Invalid setting |

.1
Basic Timer 8-Bit Counter Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear the basic timer counter value |

.0
Basic Timer Divider Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear both dividers |

NOTE: When you write a "1" to BTCON. 0 (or BTCON.1), the basic timer counter (or basic timer divider) is cleared.
The bit is then cleared automatically to " 0 ".

CLKCON - Clock Control Register

Bit Identifier
RESET Value
Read/Write
.7
Oscillator IRQ Wake-up Function Enable Bit

| 0 | Enable IRQ for main system oscillator wake-up function |
| :---: | :--- |
| 1 | Disable IRQ for main system oscillator wake-up function |

> Not used for S3C9442/C9444/C9452/C9454
.4-. 3
Divided by Selection Bits for CPU Clock frequency

| 0 | 0 | Divide by $16\left(\mathrm{f}_{\mathrm{OSC}} / 16\right)$ |
| :--- | :--- | :--- |
| 0 | 1 | Divide by $8\left(\mathrm{f}_{\mathrm{OSC}} / 8\right)$ |
| 1 | 0 | Divide by $2\left(\mathrm{f}_{\mathrm{OSC}} / 2\right)$ |
| 1 | 1 | Non-divided clock $\left(\mathrm{f}_{\mathrm{OSC}}\right)$ |

.2-. 0
Not used for S3C9442/C9444/C9452/C9454

FLAGS - System Flags Register

| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | x | x | x | x | - | - | - | - |
| Read/Write | R/W | R/W | R/W | R/W | - | - | - | - |

Carry Flag (C)

| 0 | Operation does not generate a carry or borrow condition |
| :--- | :--- |
| 1 | Operation generates a carry-out or borrow into high-order bit 7 |

. 6
Zero Flag (Z)

| 0 | Operation result is a non-zero value |
| :--- | :--- |
| 1 | Operation result is zero |

. 5
Sign Flag (S)

| 0 | Operation generates a positive number $(\mathrm{MSB}=" 0 ")$ |
| :---: | :--- |
| 1 | Operation generates a negative number $(\mathrm{MSB}=" 1 ")$ |

.4
Overflow Flag (V)

| 0 | Operation result is $\leq+127$ or $\geq-128$ |
| :---: | :--- |
| 1 | Operation result is $>+127$ or $<-128$ |

.3-. 0
Not used for S3C9442/C9444/C9452/C9454

## POCONH — Port 0 Control Register (High Byte)

|  | Bit Identifier | $\mathbf{7}$ | .6 | .5 | .4 | .3 | .2 | . $\mathbf{1}$ | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

$$
\text { .7-. } 6
$$

Port 0, P0.7/INT7 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC7); Schmitt trigger input off |

Port 0, P0.6/ADC6/PWM Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Alternative function (PWM output) |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC6); Schmitt trigger input off |

Port 0, P0.5/ADC5 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :--- | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC5); Schmitt trigger input off |

Port 0, P0.4/ADC4 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC4); Schmitt trigger input off |

POCONL — Port 0 Control Register (Low Byte)

| Bit Identifier | $\mathbf{7}$ | $\mathbf{. 6}$ | . $\mathbf{5}$ | . $\mathbf{4}$ | . $\mathbf{3}$ | . $\mathbf{2}$ | . $\mathbf{1}$ | . $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

$$
\text { .7-. } 6
$$

Port 0, P0.3/INT3 Configuration Bits

| 0 | 0 | Schmitt trigger input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC3); Schmitt trigger input off |

.5-. 4 Port 0, P0.2/ADC2 Configuration Bits

| 0 | 0 | Schmitt trigger input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC2); Schmitt trigger input off |

.3-. 2
Port 0, P0.1/ADC1/INT1 Configuration Bits

| 0 | 0 | Schmitt trigger input/falling edge interrupt input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable/falling edge interrupt input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC1); Schmitt trigger input off |

.1-. 0
Port 0, P0.0/ADCO/INTO Configuration Bits

| 0 | 0 | Schmitt trigger input/falling edge interrupt input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable/falling edge interrupt input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADCO); Schmitt trigger input off |

POPND - Port 0 Interrupt Pending Register
Bit Identifier
RESET Value
Read/Write

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | 0 | 0 | 0 |
| - | - | - | - | $R / W$ | $R / W$ | $R / W$ | $R / W$ |

.7-. 4
Not used for the S3C9442/C9444/C9452/C9454
.3
Port 0.1/ADC1/INT1 Interrupt Enable Bit

| 0 | INT1 falling edge interrupt disable |
| :---: | :--- |
| 1 | INT1 falling edge interrupt enable |

. 2
Port 0.1/ADC1/INT1 Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Pending bit clear (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

.1
Port 0.0/ADCO/INTO Interrupt Enable Bit

| 0 | INT0 falling edge interrupt disable |
| :--- | :--- |
| 1 | INT0 falling edge interrupt enable |

. 0
Port 0.0/ADC0/INTO Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Pending bit clear (when write) |
| 1 | Interrupt pending (when read) |
| 1 | No effect (when write) |

P1CON - Port 1 Control Register

|  | Bit Identifier | $\mathbf{7}$ | $\mathbf{. 6}$ | .5 | .4 | . $\mathbf{3}$ | . $\mathbf{2}$ | . $\mathbf{1}$ | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | - | - | 0 | 0 | 0 | 0 |  |
| Read/Write | R/W | R/W | - | - | R/W | R/W | R/W | R/W |  |

.7
Part 1.1 N-channel open-drain Enable Bit

| 0 | Configure P1.1 as a push-pull output |
| :--- | :--- |
| 1 | Configure P1.1 as a n-channel open-drain output |

. 6
Port 1.0 N-channel open-drain Enable Bit

| 0 | Configure P1.0 as a push-pull output |
| :---: | :--- |
| 1 | Configure P1.0 as a n-channel open-drain output |

$$
.5-.4
$$

Not used for S3C9442/C9444/C9452/C9454
.3-. 2
Port 1, P1.1 Interrupt Pending Bits

| 0 | 0 | Schmitt trigger input; |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Output |
| 1 | 1 | Schmitt trigger input; pull-down enable |

.1-. 0
Port 0, P1.0 Configuration Bits

| 0 | 0 | Schmitt trigger input; |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Output |
| 1 | 1 | Schmitt trigger input; pull-down enable |

NOTE: When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.

## P2CONH - Port 2 Control Register (High Byte)

Bit Identifier
RESET Value
Read/Write

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |

. 7
Not used for the S3C9442/C9444/C9452/C9454
.6-. 4
Port 2, P2.6/ADC8/CLO Configuration Bits

| 0 | 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | Schmitt trigger input |
| 0 | 1 | $x$ | ADC input |
| 1 | 0 | 0 | Push-pull output |
| 1 | 0 | 1 | Open-drain output; pull-up enable |
| 1 | 1 | 0 | Open-drain output |
| 1 | 1 | 1 | Alternative function; CLO output |

.3-. 2
Port 2, 2.5 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

.1-. 0
Port 2, 2.4 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :--- | :--- | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

NOTE: When noise problem is important issue, you had better not use CLO output.

P2CONL - Port 2 Control Register (Low Byte)

| Bit Identifier | $\mathbf{7}$ | $\mathbf{. 6}$ | $\mathbf{. 5}$ | $\mathbf{. 4}$ | $\mathbf{. 3}$ | $\mathbf{. 2}$ | . $\mathbf{1}$ | $\mathbf{. 0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

$$
\text { .7-. } 6
$$

Part 2, P2.3 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

Port 2, P2.2 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

.3-. 2
.1-. 0

Port 2, P2.1 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

Port 2, P2.0 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | T0 match output |

PWMCON — PWM Control Register

| Bit Identifier | $\mathbf{. 7}$ | $\mathbf{. 6}$ | $\mathbf{. 5}$ | . $\mathbf{4}$ | . $\mathbf{3}$ | . $\mathbf{2}$ | . $\mathbf{1}$ | . $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | - | R/W | R/W | R/W | R/W | R/W |

.7-. 6
PWM Input Clock Selection Bits

| 0 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 64$ |
| :---: | :---: | :--- |
| 0 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 8$ |
| 1 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 2$ |
| 1 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 1$ |

.5
Not used for S3C9442/C9444/C9452/C9454
. 4
PWMDATA Reload Interval Selection Bit

| 0 | Reload from 8-bit up counter overflow |
| :---: | :--- |
| 1 | Reload from 6-bit up counter overflow |

. 3
PWM Counter Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear the PWM counter (when write) |

. 2
PWM Counter Enable Bit

| 0 | Stop counter |
| :--- | :--- |
| 1 | Start (Resume countering) |

.1
PWM Overflow Interrupt Enable Bit (8-Bit Overflow)

| 0 | Disable interrupt |
| :--- | :--- |
| 1 | Enable interrupt |

. 0
PWM Overflow Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Clear pending bit (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

NOTE: PWMCON. 3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 11-8).

## STOPCON - sTOP Mode Control Register

| Bit Identifier | $\mathbf{. 7}$ | $\mathbf{. 6}$ | $\mathbf{. 5}$ | $\mathbf{. 4}$ | $\mathbf{. 3}$ | $\mathbf{. 2}$ | $\mathbf{. 1}$ | $\mathbf{. 0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | $R / W$ | $R / W$ | $R / W$ | $R / W$ | $R / W$ |

.7-. 0
Watchdog Timer Function Enable Bit

| 10100101 | Enable STOP instruction |
| :---: | :--- |
| Other value | Disable STOP instruction |

NOTE: When STOPCON register is not \#0A5H value, if you use STOP instruction, PC is changed to reset address.

## SYM - System Mode Register

Bit Identifier
RESET Value
Read/Write
.7-. 3
Not used for S3C9442/C9444/C9452/C9454
. 2
Global Interrupt Enable Bit

| 0 | Disable all interrupts |
| :---: | :--- |
| 1 | Enable all interrupt |

.1-. 0
Page Select Bits

| 0 | 0 | Page 0 |
| :--- | :--- | :--- |
| 0 | 1 | Page 1 (Not used for S3C9442/C9444/C9452/C9454) |
| 1 | 0 | Page 2 (Not used for S3C9442/C9444/C9452/C9454) |
| 1 | 1 | Page 3 (Not used for S3C9442/C9444/C9452/C9454) |


| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | - | - | 0 | - | 0 | 0 |
| Read/Write | R/W | R/W | - | - | R/W | - | R/W | R/W |

.7-. 6
Timer 0 Input Clock Selection Bits

| 0 | 0 |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |
| 1 | $\mathrm{f}_{\mathrm{Osc}} / 8$ |
| 1 | $\mathrm{f}_{\mathrm{osc}} / 1$ |

$$
.5-.4
$$

Not used for the S3C9442/C9444/C9452/C9454
. 3
Timer 0 Counter Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear the timer 0 counter (when write) |

. 2
Not used for the S3C9442/C9444/C9452/C9454
.1

## Timer 0 Interrupt Enable Bit

| 0 | Disable interrupt |
| :--- | :--- |
| 1 | Enable interrupt |

. 0
Timer 0 Interrupt Pending Bit (Capture or match interrupt)

| 0 | No interrupt pending (when read) |
| :---: | :--- |
| 0 | Clear pending bit (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

NOTE: TOCON. 3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 10-12)

INTERRUPT STRUCTURE

## OVERVIEW

The SAM88RCRI interrupt structure has two basic components: a vector, and sources. The number of interrupt sources can be serviced through an interrupt vector which is assigned in ROM address 0000H.


Figure 5-1. S3F9-Series Interrupt Type

## INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can be controlled in two ways: either globally, or by specific interrupt level and source. The system-level control points in the interrupt structure are therefore:

- Global interrupt enable and disable (by El and DI instructions)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)


## ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The system mode register, SYM (DFH), is used to enable and disable interrupt processing.
SYM. 2 is the enable and disable bit for global interrupt processing respectively, by modifying SYM.2. An Enable Interrupt (EI) instruction must be included in the initialization routine that follows a reset operation in order to enable interrupt processing. Although you can manipulate SYM. 2 directly to enable and disable interrupts during normal operation, we recommend that you use the El and DI instructions for this purpose.

## INTERRUPT PENDING FUNCTION TYPES

When the interrupt service routine has executed, the application program's service routine must clear the appropriate pending bit before the return from interrupt subroutine (IRET) occurs.

## INTERRUPT PRIORITY

Because there is not a interrupt priority register in SAM88RCRI, the order of service is determined by a sequence of source which is executed in interrupt service routine.


Figure 5-2. Interrupt Function Diagram

## INTERRUPT SOURCE SERVICE SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request pending bit to "1".
2. The CPU generates an interrupt acknowledge signal.
3. The service routine starts and the source's pending flag is cleared to "0" by software.
4. Interrupt priority must be determined by software polling method.

## INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:
— Interrupt processing must be enabled (EI, SYM. $2=$ "1")

- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

1. Reset (clear to " 0 ") the global interrupt enable bit in the SYM register (DI, SYM. $2=$ " 0 ") to disable all subsequent interrupts.
2. Save the program counter and status flags to stack.
3. Branch to the interrupt vector to fetch the service routine's address.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM. 2 to "1" (EI), allowing the CPU to process the next interrupt request.

## GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM contains the address of the interrupt service routine. Vectored interrupt processing follows this sequence:

1. Push the program counter's low-byte value to stack.
2. Push the program counter's high-byte value to stack.
3. Push the FLAGS register values to stack.
4. Fetch the service routine's high-byte address from the vector address 0000 H .
5. Fetch the service routine's low-byte address from the vector address 0001 H .
6. Branch to the service routine specified by the 16 -bit vector address.

## S3C9442/C9444/C9452/C9454 INTERRUPT STRUCTURE

The S3C9442/C9444/C9452/C9454 microcontroller has four peripheral interrupt sources:

- PWM overflow
- Timer 0 match
- P0.0 external interrupt
- P0.1 external interrupt


Figure 5-3. S3C9442/C9444/C9452/C9454 Interrupt Structure

## 6 <br> SAM88RCRI INSTRUCTION SET

## OVERVIEW

The SAM88RCRI instruction set is designed to support the large register file. It includes a full complement of 8 -bit arithmetic and logic operations. There are 41 instructions. No special I/O instructions are necessary because I/O control and data registers are mapped directly into the register file. Flexible instructions for bit addressing, rotate, and shift operations complete the powerful data manipulation capabilities of the SAM88RCRI instruction set.

## REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range $0-255$ or the 4-bit address of a working register is specified. Paired registers can be used to construct 13-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2, "Address Spaces".

## ADDRESSING MODES

There are six addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), and Immediate (IM). For detailed descriptions of these addressing modes, please refer to Chapter 3, "Addressing Modes".

## Table 6-1. Instruction Group Summary

| Mnemonic | Operands | Instruction |
| :--- | :--- | :--- |
|  |  |  |
| Load Instructions |  |  |
| CLR | dst | Clear |
| LD | dst,src | Load |
| LDC | $d s t, s r c$ | Load program memory |
| LDE | dst,src | Load external data memory |
| LDCD | dst,src | Load program memory and decrement |
| LDED | $d s t, s r c$ | Load external data memory and decrement |
| LDCI | $d s t, s r c$ | Load program memory and increment |
| LDEI | $d s t, s r c$ | Load external data memory and increment |
| POP | dst | Pop from stack |
| PUSH | src | Push to stack |

## Arithmetic Instructions

| ADC | dst,src | Add with carry |
| :--- | :--- | :--- |
| ADD | dst,src | Add |
| CP | dst,src | Compare |
| DEC | dst | Decrement |
| INC | dst | Increment |
| SBC | dst,src | Subtract with carry |
| SUB | dst,src | Subtract |

## Logic Instructions

| AND | dst,src | Logical AND |
| :--- | :--- | :--- |
| COM | $d s t$ | Complement |
| OR | $d s t$, src | Logical OR |
| XOR | $d s t, s r c$ | Logical exclusive OR |

Table 6-1. Instruction Group Summary (Continued)

| Mnemonic $\quad$ Operands | Instruction |
| :---: | :---: | :---: |

Program Control Instructions

| CALL | dst | Call procedure |
| :--- | :--- | :--- |
| IRET |  | Interrupt return |
| JP | cc,dst | Jump on condition code |
| JP | dst | Jump unconditional |
| JR | cc,dst | Jump relative on condition code |
| RET |  | Return |

## Bit Manipulation Instructions

| TCM | dst,src | Test complement under mask |
| :--- | :--- | :--- |
| TM | dst,src | Test under mask |

## Rotate and Shift Instructions

| RL | dst | Rotate left |
| :--- | :--- | :--- |
| RLC | $d s t$ | Rotate left through carry |
| RR | $d s t$ | Rotate right |
| RRC | dst | Rotate right through carry |
| SRA | $d s t$ | Shift right arithmetic |

CPU Control Instructions

| CCF | Complement carry flag |
| :--- | :--- |
| DI | Disable interrupts |
| EI | Enable interrupts |
| IDLE | Enter Idle mode |
| NOP | No operation |
| RCF | Reset carry flag |
| SCF | Set carry flag |
| STOP | Enter stop mode |

## FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.4-FLAGS.7, can be tested and used with conditional jump instructions;

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.


Figure 6-1. System Flags Register (FLAGS)

## FLAG DESCRIPTIONS

## 33Overflow Flag (FLAGS.4, V)

The V flag is set to " 1 " when the result of a two's-complement operation is greater than +127 or less than -128 .
It is also cleared to " 0 " following logic operations.

## Sign Flag (FLAGS.5, S)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

## Zero Flag (FLAGS.6, Z)

For arithmetic and logic operations, the $Z$ flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the $Z$ flag is set to "1" if the result is logic zero.

## Carry Flag (FLAGS.7, C)

The C flag is set to " 1 " if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

## INSTRUCTION SET NOTATION

Table 6-2. Flag Notation Conventions

| Flag | Description |
| :---: | :--- |
| C | Carry flag |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| 0 | Cleared to logic zero |
| 1 | Set to logic one |
| * | Set or cleared according to operation |
| - | Value is unaffected |
| x | Value is undefined |

Table 6-3. Instruction Set Symbols

| Symbol | Description |
| :---: | :--- |
| dst | Destination operand |
| src | Source operand |
| @ | Indirect register address prefix |
| PC | Program counter |
| FLAGS | Flags register (D5H) |
| $\#$ | Immediate operand or register address prefix |
| H | Hexadecimal number suffix |
| D | Decimal number suffix |
| B | Binary number suffix |
| opc | Opcode |

Table 6-4. Instruction Notation Conventions

| Notation | Description | Actual Operand Range |
| :---: | :---: | :---: |
| cc | Condition code | See list of condition codes in Table 6-6. |
| r | Working register only | Rn ( $\mathrm{n}=0-15$ ) |
| rr | Working register pair | $\operatorname{RRp}(\mathrm{p}=0,2,4, \ldots, 14)$ |
| R | Register or working register | reg or Rn (reg = 0-255, $\mathrm{n}=0-15$ ) |
| RR | Register pair or working register pair | reg or RRp (reg = 0-254, even number only, where $p=0,2, \ldots, 14)$ |
| Ir | Indirect working register only | @Rn ( $\mathrm{n}=0-15$ ) |
| IR | Indirect register or indirect working register | @Rn or @reg (reg = 0-255, $\mathrm{n}=0-15$ ) |
| Irr | Indirect working register pair only | $@ \operatorname{RRp}(\mathrm{p}=0,2, \ldots, 14)$ |
| IRR | Indirect register pair or indirect working register pair | @RRp or @reg (reg = 0-254, even only, where $p=0,2, \ldots, 14)$ |
| X | Indexed addressing mode | \#reg[Rn] (reg = 0-255, $\mathrm{n}=0-15$ ) |
| XS | Indexed (short offset) addressing mode | $\begin{aligned} & \# \text { addr[RRp] (addr }=\text { range }-128 \text { to }+127 \text {, where } \\ & p=0,2, \ldots, 14) \end{aligned}$ |
| XL | Indexed (long offset) addressing mode | $\begin{aligned} & \text { \#addr [RRR] (addr = range 0-8191, where } \\ & \mathrm{p}=0,2, \ldots, 14) \end{aligned}$ |
| DA | Direct addressing mode | addr (addr = range 0-8191) |
| RA | Relative addressing mode | addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction) |
| IM | Immediate addressing mode | \#data (data $=0-255$ ) |

Table 6-5. Opcode Quick Reference

| OPCODE MAP |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOWER NIBBLE (HEX) |  |  |  |  |  |  |  |  |  |
|  | - | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| U | 0 | $\begin{gathered} \text { DEC } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { IR1 } \end{gathered}$ | $\begin{aligned} & \text { ADD } \\ & \text { r1, r2 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { r1, } \mathrm{l} 2 \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { IR2,R1 } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { R1,IM } \end{gathered}$ |  |
| P | 1 | $\begin{gathered} \text { RLC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { RLC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { r1, } 2 \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { IR2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { R1,IM } \end{aligned}$ |  |
| P | 2 | $\begin{gathered} \text { INC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \mathrm{SUB} \\ & \text { r1, Ir2 } \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { R1,IM } \end{gathered}$ |  |
| E | 3 | JP IRR1 |  | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{r} 1, \mathrm{r} 2 \end{aligned}$ | $\underset{\mathrm{r} 1, \mathrm{lr} 2}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{R} 1, \mathrm{IM} \end{gathered}$ |  |
| R | 4 |  |  | $\begin{gathered} \mathrm{OR} \\ \mathrm{r} 1, \mathrm{r} 2 \end{gathered}$ | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{r} 1, \mathrm{l} 2 \end{aligned}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{IR} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { OR } \\ \text { R1,IM } \end{gathered}$ |  |
|  | 5 | $\begin{gathered} \hline \text { POP } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \hline \text { POP } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { R1,IM } \end{gathered}$ |  |
| N | 6 | $\begin{gathered} \mathrm{COM} \\ \mathrm{R} 1 \end{gathered}$ | $\mathrm{COM}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1, } 22 \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{gathered} \text { TCM } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { TCM } \\ & \text { R1,IM } \end{aligned}$ |  |
| 1 | 7 | $\begin{aligned} & \text { PUSH } \\ & \text { R2 } \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { IR2 } \end{aligned}$ | $\begin{gathered} \text { TM } \\ \text { r1, } \mathrm{r} 2 \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { r1, lr2 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R1,IM } \end{gathered}$ |  |
| B | 8 |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{r} 1, \mathrm{x}, \mathrm{r} 2 \end{gathered}$ |
| B | 9 | $\begin{aligned} & \mathrm{RL} \\ & \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{RL} \\ & \mathrm{IR} 1 \end{aligned}$ |  |  |  |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{r} 2, \mathrm{x}, \mathrm{r} 1 \end{gathered}$ |
| L | A |  |  | $\underset{\mathrm{r} 1, \mathrm{r} 2}{\mathrm{CP}}$ | $\underset{\text { r1,lr2 }}{\mathrm{CP}}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{IR} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { CP } \\ \mathrm{R} 1, \mathrm{IM} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { LDC } 1 \mathrm{lrr2}, \mathrm{xL} \end{array}$ |
| E | B | $\begin{gathered} \text { CLR } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \hline \text { CLR } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \mathrm{r} 1, \mathrm{l} 2 \end{aligned}$ | $\begin{gathered} \text { XOR } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { XOR } \\ \text { IR2.R1 } \end{gathered}$ | $\begin{gathered} \text { XOR } \\ \text { R1,IM } \end{gathered}$ | $\underset{\text { r2, lrr2, xL }}{\text { LDC }}$ |
|  | C | RRC | $\begin{aligned} & \text { RRC } \\ & \text { IR1 } \end{aligned}$ |  | $\underset{\mathrm{r} 1, \mathrm{lr} 2}{\mathrm{LDC}}$ |  |  |  | $\stackrel{\text { LD }}{\mathrm{r1}, \mathrm{lr} 2}$ |
| H | D | SRA | $\underset{\text { SRA }}{\text { SRA }}$ |  | $\underset{\text { r2,lrı1 }}{\text { LDC }}$ |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{IR1} 1, \mathrm{IM} \end{gathered}$ | $\begin{gathered} \mathrm{LD} \\ \mathrm{Ir1} 1, \mathrm{r} 2 \end{gathered}$ |
| E | E | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \hline \text { RR } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { LDCD } \\ & \text { r1, } \mathrm{lrr2} \end{aligned}$ | $\begin{aligned} & \mathrm{LDCl} \\ & \mathrm{r} 1, \mathrm{lr} 2 \end{aligned}$ | $\begin{gathered} \mathrm{LD} \\ \mathrm{R2}, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R2,IR1 } \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R1,IM } \end{gathered}$ | $\underset{\mathrm{r} 1, \mathrm{lrr2}, \mathrm{xs}}{\mathrm{LDC}}$ |
| X | F |  |  |  |  | CALL IRR1 | $\begin{gathered} \mathrm{LD} \\ \mathrm{IR2} 2, \mathrm{R} 1 \end{gathered}$ | CALL DA1 | $\underset{\mathrm{r} 2, \mathrm{lrr1}, \mathrm{xs}}{\mathrm{LDC}}$ |

Table 6-5. Opcode Quick Reference (Continued)


## CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Table 6-6. Condition Codes

| Binary | Mnemonic | Description | Flags Set |
| :---: | :---: | :---: | :---: |
| 0000 | F | Always false | - |
| 1000 | T | Always true | - |
| $0111{ }^{(1)}$ | C | Carry | $C=1$ |
| $1111{ }^{(1)}$ | NC | No carry | $C=0$ |
| $0110{ }^{(1)}$ | Z | Zero | $Z=1$ |
| $1110{ }^{(1)}$ | NZ | Not zero | $\mathrm{Z}=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $\mathrm{S}=1$ |
| 0100 | OV | Overflow | $\mathrm{V}=1$ |
| 1100 | NOV | No overflow | $\mathrm{V}=0$ |
| $0110{ }^{(1)}$ | EQ | Equal | $Z=1$ |
| $1110{ }^{(1)}$ | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=0$ |
| 0001 | LT | Less than | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=1$ |
| 1010 | GT | Greater than | $(\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V})$ ) $=0$ |
| 0010 | LE | Less than or equal | $(Z \bigcirc \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=1$ |
| $1111{ }^{(1)}$ | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| $0111{ }^{(1)}$ | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0$ AND $\mathrm{Z}=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |

## NOTES:

1. It indicates condition codes that are related to two different mnemonics but which test the same flag.

For example, $Z$ and EQ are both true if the zero flag $(Z)$ is set, but after an ADD instruction, $Z$ would probably be used; after a CP instruction, however, EQ would probably be used.
2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.

## SMMSUNG

## INSTRUCTION DESCRIPTIONS

This section contains detailed information and programming examples for each instruction in the SAM87Ri instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction


## ADC - Add with Carry

ADC dst,src
Operation: $d s t \leftarrow d s t+\operatorname{src}+\mathrm{c}$
The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected.
Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:



Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}$ flag $=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register $03 \mathrm{H}=0 \mathrm{AH}$ :

| ADC | $R 1, R 2$ | $\rightarrow$ | $R 1=14 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| ADC | $R 1, @ R 2$ | $\rightarrow$ | $R 1=1 \mathrm{BH}, \mathrm{R} 2=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=2 \mathrm{BH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADC | $01 \mathrm{H}, \# 11 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=32 \mathrm{H}$ |

In the first example, destination register R1 contains the value 10 H , the carry flag is set to " 1 ", and the source working register R2 contains the value 03 H . The statement "ADC R1,R2" adds 03 H and the carry flag value ("1") to the destination value 10 H , leaving 14 H in register R1.

## ADD - Add

| ADD | $d s t$, src |
| :--- | :--- |
| Operation: | $d s t \leftarrow d s t+$ src |

The source operand is added to the destination operand and the sum is stored in the destination.
The contents of the source are unaffected. Two's-complement addition is performed.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Add dst | ode <br> SrC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \\| |  | 2 | 4 | 02 | $r$ | $r$ |
|  |  |  |  | 6 | 03 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 04 | R | R |
|  |  |  |  | 6 | 05 | R | IR |
| opc | dst | SrC | 3 | 6 | 06 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| ADD | $\mathrm{R} 1, \mathrm{R} 2$ | $\rightarrow$ | $\mathrm{R} 1=15 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| ADD | $\mathrm{R} 1, @ \mathrm{R} 2$ | $\rightarrow$ | $\mathrm{R} 1=1 \mathrm{CH}, \mathrm{R} 2=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=2 \mathrm{BH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| ADD | $01 \mathrm{H}, \# 25 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=46 \mathrm{H}$ |

In the first example, destination working register R 1 contains 12 H and the source working register R2 contains 03 H . The statement "ADD R1,R2" adds 03 H to 12 H , leaving the value 15 H in register R1.

## AND - Logical AND

AND dst,src
Operation: dst $\leftarrow$ dst AND src
The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags: C: Unaffected.
$\mathbf{Z}$ : Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 52 | $r$ | $r$ |
|  |  |  |  | 6 | 53 | $r$ | Ir |
| opc | SrC | dst | 3 | 6 | 54 | R | R |
|  |  |  |  | 6 | 55 | R | IR |
| opc | dst | SrC | 3 | 6 | 56 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| AND | $R 1, R 2$ | $\rightarrow$ | $R 1=02 H, R 2=03 H$ |
| :--- | :--- | :--- | :--- |
| AND | $R 1, @ R 2$ | $\rightarrow$ | $R 1=02 H, R 2=03 H$ |
| AND | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=01 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=00 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, \# 25 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=21 \mathrm{H}$ |

In the first example, destination working register R1 contains the value 12 H and the source working register R2 contains 03 H . The statement "AND R1,R2" logically ANDs the source operand 03 H with the destination operand value 12 H , leaving the value 02 H in register R .

## CALL - Call Procedure

CALL
dst
Operation: $\quad \mathrm{SP} \quad \leftarrow \mathrm{SP}-1$
$@ S P \quad \leftarrow \quad \mathrm{PCL}$
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
$@ S P \leftarrow \quad \mathrm{PCH}$
$\mathrm{PC} \leftarrow \mathrm{dst}$
The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 3 | 14 | F6 | DA |
| opc | dst | 2 | 12 | F4 | IRR |

Examples: Given: RO $=15 \mathrm{H}, \mathrm{R} 1=21 \mathrm{H}, \mathrm{PC}=1 \mathrm{~A} 47 \mathrm{H}$, and $\mathrm{SP}=0 \mathrm{~B} 2 \mathrm{H}$ :
CALL $\quad 1521 \mathrm{H} \quad \rightarrow \quad \mathrm{SP}=0 \mathrm{OBOH}$
(Memory locations $00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=4 \mathrm{AH}$, where 4 AH is the address that follows the instruction.)
CALL @RRO $\rightarrow \quad \mathrm{SP}=0 \mathrm{BOH}(00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=49 \mathrm{H})$
In the first example, if the program counter value is 1 A 47 H and the stack pointer contains the value 0 B 2 H , the statement "CALL 1521 H " pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 00 H . The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RRO" produces the same result except that the 49H is stored in stack location 01H (because the two-byte instruction format was used). The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

## CCF - Complement Carry Flag

## CCF

Operation: $\quad \mathrm{C} \leftarrow$ NOT C
The carry flag $(\mathrm{C})$ is complemented. If $\mathrm{C}=" 1$ ", the value of the carry flag is changed to logic zero; if $C=$ " 0 ", the value of the carry flag is changed to logic one.

Flags: C: Complemented.
No other flags are affected.

## Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | EF |

Example: Given: The carry flag = " 0 ":
CCF
If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

## CLR-Clear

CLR dst

Operation: $\quad$ dst $\leftarrow$ " $0 "$
The destination location is cleared to " 0 ".
Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | B0 | R |

Examples: Given: Register $00 \mathrm{H}=4 \mathrm{FH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=5 \mathrm{EH}$ :
CLR $00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=00 \mathrm{H}$
CLR @01H $\rightarrow \quad$ Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=00 \mathrm{H}$
In Register ( R ) addressing mode, the statement "CLR 00 H " clears the destination register 00 H value to 00 H . In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02 H register value to 00 H .

## COM - Complement

COM dst

Operation: dst $\leftarrow$ NOT dst
The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 60 | $R$ |

Examples: Given: $\mathrm{R} 1=07 \mathrm{H}$ and register $07 \mathrm{H}=0 \mathrm{~F} 1 \mathrm{H}$ :
$\mathrm{COM} \quad \mathrm{R} 1 \quad \rightarrow \quad \mathrm{R} 1=0 \mathrm{~F} 8 \mathrm{H}$
COM @R1 $\rightarrow \quad \mathrm{R} 1=07 \mathrm{H}$, register $07 \mathrm{H}=0 \mathrm{EH}$
In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07 H (11110001B), leaving the new value 0EH (00001110B).

## CP - Compare

CP dst,src
Operation: dst - src
The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags: C: Set if a "borrow" occurred (src > dst); cleared otherwise.
$\mathbf{Z}$ : Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:



Examples: 1. Given: $\mathrm{R} 1=02 \mathrm{H}$ and $\mathrm{R} 2=03 \mathrm{H}$ :
$\mathrm{CP} \quad \mathrm{R} 1, \mathrm{R} 2 \rightarrow \quad$ Set the C and S flags
Destination working register R1 contains the value 02 H and source register R 2 contains the value 03 H . The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, $C$ and $S$ are "1".
2. Given: $\mathrm{R} 1=05 \mathrm{H}$ and $\mathrm{R} 2=0 \mathrm{AH}$ :

|  | CP | R1,R2 |
| :--- | :--- | :--- |
|  | JP | UGE,SKIP |
|  | INC | R1 |
| SKIP | LD | R3,R1 |

In this example, destination working register R1 contains the value 05 H which is less than the contents of the source working register R2 (OAH). The statement "CP R1,R2" generates $C=$ "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06 H remains in working register R3.

## DEC - Decrement

DEC dst
Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}-1$
The contents of the destination operand are decremented by one.
Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
$\mathbf{S}$ : Set if result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, dst value is $-128(80 \mathrm{H})$ and result value is + 127 (7FH); cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 00 | R |
|  |  | 4 | 01 | IR |  |

Examples: Given: R1 $=03 \mathrm{H}$ and register $03 \mathrm{H}=10 \mathrm{H}$ :
DEC $\quad \mathrm{R} 1 \quad \rightarrow \quad \mathrm{R} 1=02 \mathrm{H}$
DEC @R1 $\rightarrow \quad$ Register 03H = 0FH
In the first example, if working register R1 contains the value 03 H , the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02 H . In the second example, the statement "DEC @R1" decrements the value 10 H contained in the destination register 03 H by one, leaving the value 0 FH .

## DI — Disable Interrupts

DI
Operation: $\quad$ SYM $(2) \leftarrow 0$
Bit zero of the system mode register, SYM.2, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| opc | 1 | 4 | $8 F$ |

Example: $\quad$ Given: $S Y M=04 \mathrm{H}$ :
DI
If the value of the SYM register is 04 H , the statement "DI" leaves the new value 00 H in the register and clears SYM. 2 to "0", disabling interrupt processing.

## El - Enable Interrupts

## El

Operation: $\quad$ SYM $(2) \leftarrow 1$
An El instruction sets bit 2 of the system mode register, SYM. 2 to "1". This allows interrupts to be serviced as they occur. If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the El instruction.

Flags: No flags are affected.
Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | $9 F$ |

Example: $\quad$ Given: $S Y M=00 H$ :
El
If the SYM register contains the value 00 H , that is, if interrupts are currently disabled, the statement "El" sets the SYM register to 04 H , enabling all interrupts. (SYM. 2 is the enable bit for global interrupt processing.)

## IDLE - Idle Operation

IDLE
Operation:
The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst src |
| :---: | :---: | :---: | :---: | :---: |
| opc | 1 | 4 | 6F | - - |

Example: The instruction
IDLE
NOP
NOP
NOP
stops the CPU clock but not the system clock.

## INC - Increment

INC dst
Operation: $\quad$ dst $\leftarrow$ dst +1
The contents of the destination operand are incremented by one.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is dst value is $+127(7 \mathrm{FH})$ and result is $-128(80 \mathrm{H})$; cleared otherwise.

## Format:



Examples: Given: R0 $=1 \mathrm{BH}$, register $00 \mathrm{H}=0 \mathrm{CH}$, and register $1 \mathrm{BH}=0 \mathrm{FH}$ :

| INC | RO | $\rightarrow$ | $\mathrm{RO}=1 \mathrm{CH}$ |
| :--- | :--- | :--- | :--- |
| INC | 00 H | $\rightarrow$ | Register $00 \mathrm{H}=0 \mathrm{DH}$ |
| INC | $@ R 0$ | $\rightarrow$ | $R 0=1 B H$, register $01 \mathrm{H}=10 \mathrm{H}$ |

In the first example, if destination working register R0 contains the value 1 BH , the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00 H , assuming that it contains the value 0 CH .

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1 BH from 0 FH to 10 H .

## IRET - Interrupt Return

## IRET

IRET
Operation:
FLAGS $\leftarrow$ @SP
$S P \leftarrow S P+1$
$\mathrm{PC} \leftarrow$ @SP
$S P \leftarrow S P+2$
$\operatorname{SYM}(2) \leftarrow 1$
This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).
Format:

| IRET <br> (Normal) | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 10 | BF |

## JP - Jump

| JP | cc,dst | (Conditional) |
| :--- | :--- | :--- |
| JP | dst | (Unconditional) |

Operation: If cc is true, $\mathrm{PC} \leftarrow$ dst
The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.
Format: ${ }^{(1)}$

| (2) |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| cc \| opc | dst |  | 3 | 8 | $c c D$$c c=0$ to F | DA |
|  |  |  |  |  |  |
| opc | dst |  |  | 2 | 8 | 30 | IRR |

## NOTES:

1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the op code are both four bits.

Examples: Given: The carry flag $(C)=" 1 "$, register $00=01 \mathrm{H}$, and register $01=20 \mathrm{H}$ :

$$
\begin{array}{llll}
\mathrm{JP} & \text { C,LABEL_W } & \rightarrow \text { LABEL_W }=1000 \mathrm{H}, \mathrm{PC}=1000 \mathrm{H} \\
\mathrm{JP} & @ 00 \mathrm{H} & \rightarrow & P C=0120 \mathrm{H}
\end{array}
$$

The first example shows a conditional JP. Assuming that the carry flag is set to " 1 ", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000 H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00 H and 01 H , leaving the value 0120 H .

## JR - Jump Relative

JR cc,dst
Operation: If cc is true, $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$
If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed (See list of condition codes).

The range of the relative address is $+127,-128$, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: $\quad$ No flags are affected.

## Format:

| (note) |  |  |  |  |  |  |  |  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{cc} \mid \mathrm{opc}$ | dst |  | 2 | 6 | ccB | RA |  |  |  |  |  |  |

NOTE: In the first byte of the two-byte instruction format, the condition code and the op code are each four bits.

Example: Given: The carry flag $=11 "$ and LABEL_X $=1 F F 7 H$ :
JR C,LABEL_X $\rightarrow \quad \mathrm{PC}=1 \mathrm{FF} 7 \mathrm{H}$
If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.

## LD - Load

LD dst,src

Operation: $\quad \mathrm{dst} \leftarrow \operatorname{src}$
The contents of the source are loaded into the destination. The source's contents are unaffected.
Flags: $\quad$ No flags are affected.

## Format:



## LD - Load

## LD (Continued)

Examples: Given: R0 $=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=02 \mathrm{H}, \mathrm{LOOP}=30 \mathrm{H}$, and register $3 \mathrm{AH}=0 \mathrm{FFH}$ :

LD RO,\#10H $\rightarrow \quad$ RO $=10 \mathrm{H}$
LD R0,01H $\quad \rightarrow \quad$ R0 $=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD $\quad 01 \mathrm{H}, \mathrm{R0} \quad \rightarrow \quad$ Register $01 \mathrm{H}=01 \mathrm{H}, \mathrm{RO}=01 \mathrm{H}$
LD R1,@R0 $\rightarrow \quad \mathrm{R} 1=20 \mathrm{H}, \mathrm{R} 0=01 \mathrm{H}$
LD @R0,R1 $\quad \rightarrow \quad$ R0 $=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register 01H $=0 \mathrm{AH}$
LD $00 \mathrm{H}, 01 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD $02 \mathrm{H}, @ 00 \mathrm{H} \rightarrow \quad$ Register $02 \mathrm{H}=20 \mathrm{H}$, register $00 \mathrm{H}=01 \mathrm{H}$
LD $00 \mathrm{H}, \# 0 \mathrm{AH} \quad \rightarrow \quad$ Register $00 \mathrm{H}=0 \mathrm{AH}$
LD @00H,\#10H $\rightarrow \quad$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=10 \mathrm{H}$
LD @00H, $02 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=02$, register $02 \mathrm{H}=02 \mathrm{H}$
LD R0,\#LOOP[R1] $\rightarrow \quad$ R0 $=0 F F H, R 1=0 A H$
LD \#LOOP[R0],R1 $\rightarrow$ Register $31 \mathrm{H}=0 \mathrm{AH}, \mathrm{RO}=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$

## LDC/LDE - Load Memory

## LDC/LDE dst,src

Operation: dst $\leftarrow$ src
This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "Irr" or "rr" values an even number for program memory and odd an odd number for data memory.

Flags: No flags are affected.

## Format:

1. 

| opc | dst $\mid$ src |
| :---: | :---: |


| Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | src |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 10 | C3 | r | Irr |
| 2 | 10 | D3 | Irr | r |
| 3 | 12 | E7 | r | XS [rr] |
| 3 | 12 | F7 | XS [rr] | r |
| 4 | 14 | A7 | r | XL [rr] |

6. 

| opc | src \| dst | $X_{L}$ | $X_{L}$ |
| :---: | :---: | :---: | :---: |

7. 

| opc | dst $\mid 0000$ | DA $_{\mathrm{L}}$ | $\mathrm{DA}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: |

8. 

| opc | src $\mid 0000$ | $D A_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

9. 

| opc | dst $\mid 0001$ | DA $_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

10. 

| opc | src $\mid 0001$ | $D A_{L}$ | $D A_{H}$ |
| :---: | :---: | :---: | :---: |

## NOTES:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0-1.
2. For formats 3 and 4, the destination address "XS [rr]" and the source address "XS [rr]" are each one byte.
3. For formats 5 and 6 , the destination address " $\mathrm{XL}[\mathrm{rr}]$ " and the source address " $\mathrm{XL}[\mathrm{rr}]$ " are each two bytes.
4. The DA and $r$ source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.

## LDC/LDE - Load Memory

LDC/LDE (Continued)
Examples: Given: R0 $=11 \mathrm{H}, \mathrm{R} 1=34 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$; Program memory locations $0061=\mathrm{AAH}, 0103 \mathrm{H}=4 \mathrm{FH}, 0104 \mathrm{H}=1 \mathrm{~A}, 0105 \mathrm{H}=6 \mathrm{DH}$, and $1104 \mathrm{H}=$ 88 H . External data memory locations $0061 \mathrm{H}=\mathrm{BBH}, 0103 \mathrm{H}=5 \mathrm{FH}, 0104 \mathrm{H}=2 \mathrm{AH}, 0105 \mathrm{H}=$ 7 DH , and $1104 \mathrm{H}=98 \mathrm{H}$ :

| LDC | R0,@RR2 | R0 $\leftarrow$ contents of program memory location 0104 H $\mathrm{RO}=1 \mathrm{AH}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| :---: | :---: | :---: |
| LDE | R0,@RR2 | R0 $\leftarrow$ contents of external data memory location 0104 H $R 0=2 A H, R 2=01 H, R 3=04 H$ |
| LDC (note) | @RR2,R0 | 11 H (contents of R 0 ) is loaded into program memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDE | @RR2,R0 | 11 H (contents of RO) is loaded into external data memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDC | R0,\#01H[RR4] | R0 $\leftarrow$ contents of program memory location 0061 H (01H + RR4), $R 0=A A H, R 2=00 H, R 3=60 H$ |
| LDE | R0,\#01H[RR4] | $\mathrm{R} 0 \leftarrow$ contents of external data memory location 0061 H $(01 \mathrm{H}+\mathrm{RR} 4), \mathrm{R} 0=\mathrm{BBH}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$ |
| LDC (note) | \#01H[RR4],R0 | 11 H (contents of R 0 ) is loaded into program memory location $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$ |
| LDE | \#01H[RR4],R0 | 11 H (contents of RO) is loaded into external data memory location $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$ |
| LDC | R0,\#1000H[RR2] | RO $\leftarrow$ contents of program memory location 1104 H $(1000 \mathrm{H}+0104 \mathrm{H}), R 0=88 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| LDE | R0,\#1000H[RR2] | R0 $\leftarrow$ contents of external data memory location 1104 H $(1000 \mathrm{H}+0104 \mathrm{H}), \mathrm{RO}=98 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$ |
| LDC | R0,1104H | ; RO $\leftarrow$ contents of program memory location $1104 \mathrm{H}, \mathrm{R} 0=88 \mathrm{H}$ |
| LDE | R0,1104H | R0 $\leftarrow$ contents of external data memory location 1104 H , $\mathrm{RO}=98 \mathrm{H}$ |
| LDC (note) | 1105H,R0 | 11 H (contents of R 0 ) is loaded into program memory location $1105 \mathrm{H},(1105 \mathrm{H}) \leftarrow 11 \mathrm{H}$ |
| LDE | 1105H,R0 | 11 H (contents of R0) is loaded into external data memory location $1105 \mathrm{H},(1105 \mathrm{H}) \leftarrow 11 \mathrm{H}$ |

NOTE: These instructions are not supported by masked ROM type devices.

## LDCD/LDED - Load Memory and Decrement

LDCD/LDED dst,src
Operation: dst $\leftarrow$ src
$\mathrm{rr} \leftarrow \mathrm{rr}-1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: R6 $=10 \mathrm{H}, \mathrm{R} 7=33 \mathrm{H}, \mathrm{R8}=12 \mathrm{H}$, program memory location $1033 \mathrm{H}=0 \mathrm{CDH}$, and external data memory location $1033 \mathrm{H}=0 \mathrm{DDH}$ :

LDCD R8,@RR6 ; OCDH (contents of program memory location 1033H) is loaded
; into R8 and RR6 is decremented by one
; R8 = $0 \mathrm{CDH}, \mathrm{R} 6=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}(\mathrm{RR} 6 \leftarrow \mathrm{RR} 6-1)$
LDED R8,@RR6 ; ODDH (contents of data memory location 1033H) is loaded
; into R8 and RR6 is decremented by one (RR6 $\leftarrow R R 6-1$ )
; R8 = $0 \mathrm{DDH}, \mathrm{R} 6=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}$

## LDCI/LDEI — LOAD MEMORY AND INCREMENT

LDCI/LDEI dst,src
Operation: dst $\leftarrow$ src
$r r \leftarrow r r+1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" even for program memory and odd for data memory.

Flags: No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | src |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst $\mid$ src | 2 | 10 | E3 | r |

Examples: Given: R6 $=10 \mathrm{H}, \mathrm{R} 7=33 \mathrm{H}, \mathrm{R} 8=12 \mathrm{H}$, program memory locations $1033 \mathrm{H}=0 \mathrm{CDH}$ and $1034 \mathrm{H}=0 \mathrm{C} 5 \mathrm{H}$; external data memory locations $1033 \mathrm{H}=0 \mathrm{DDH}$ and $1034 \mathrm{H}=0 \mathrm{D} 5 \mathrm{H}$ :

LDCI R8,@RR6 ; 0CDH (contents of program memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ ) $R 8=0 C D H, R 6=10 H, R 7=34 H$

LDEI R8,@RR6 ; 0DDH (contents of data memory location 1033H) is loaded into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ ) $R 8=0 D D H, R 6=10 \mathrm{H}, \mathrm{R} 7=34 \mathrm{H}$

## NOP - No Operation

## NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.
Format:


## OR - Logical OR

OR dst,src
Operation: $\quad$ dst $\leftarrow$ dst OR src
The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a " 1 "; otherwise a " 0 " is stored.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst $\quad$ srC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 42 | $r$ | $r$ |
|  |  |  |  | 6 | 43 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 44 | R | R |
|  |  |  |  | 6 | 45 | R | IR |
| opc | dst | SrC | 3 | 6 | 46 | R | IM |

Examples: Given: $R 0=15 \mathrm{H}, \mathrm{R1}=2 \mathrm{AH}, \mathrm{R} 2=01 \mathrm{H}$, register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$, and register $08 \mathrm{H}=8 \mathrm{AH}$ :

| OR | $R 0, R 1$ | $\rightarrow$ | $R 0=3 F H, R 1=2 A H$ |
| :--- | :--- | :--- | :--- |
| OR | $R 0, @ R 2$ | $\rightarrow$ | $R 0=37 \mathrm{H}, R 2=01 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$ |
| OR | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=3 \mathrm{FH}$, register $01 \mathrm{H}=37 \mathrm{H}$ |
| OR | $01 \mathrm{H}, @ 00 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=0 \mathrm{BFH}$ |
| OR | $00 \mathrm{H}, \# 02 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=0 \mathrm{H}$ |

In the first example, if working register R 0 contains the value 15 H and register R 1 the value 2 AH , the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.

## POP — Pop From Stack

## POP dst

Operation: dst $\leftarrow$ @SP
$S P \leftarrow S P+1$
The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags: No flags affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 8 | 50 | R |

Examples: Given: Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=1 \mathrm{BH}, \mathrm{SP}(0 \mathrm{D} 9 \mathrm{H})=0 \mathrm{BBH}$, and stack register $0 \mathrm{BBH}=55 \mathrm{H}$ :
$\begin{array}{llll}\mathrm{POP} & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH} \\ \mathrm{POP} & @ 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=01 \mathrm{H}, \text { register } 01 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH}\end{array}$
In the first example, general register 00 H contains the value 01 H . The statement "POP 00 H " loads the contents of location $0 \mathrm{BBH}(55 \mathrm{H})$ into destination register 00 H and then increments the stack pointer by one. Register 00 H then contains the value 55 H and the SP points to location 0 BCH .

## PUSH — Push To Stack

## PUSH Src

Operation: $\quad \mathrm{SP} \leftarrow \mathrm{SP}-1$
@SP $\leftarrow$ src
A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | src | 2 | 8 | 70 | $R$ |

Examples: Given: Register $40 \mathrm{H}=4 \mathrm{FH}$, register $4 \mathrm{FH}=0 \mathrm{AAH}, \mathrm{SP}=0 \mathrm{COH}$ :

| PUSH 40 H | $\rightarrow$ | Register $40 \mathrm{H}=4 \mathrm{FH}$, stack register $0 \mathrm{BFH}=4 \mathrm{FH}$, <br> $\mathrm{SP}=0 \mathrm{BFH}$ |
| :--- | :--- | :--- | :--- |
| PUSH $\quad @ 40 \mathrm{H}$ | $\rightarrow$ | Register $40 \mathrm{H}=4 \mathrm{FH}$, register $4 \mathrm{FH}=0 \mathrm{AAH}$, stack register <br> OBFH $=0 \mathrm{AAH}, \mathrm{SP}=0 \mathrm{BFH}$ |

In the first example, if the stack pointer contains the value 0 COH , and general register 40 H the value 4 FH , the statement "PUSH 40 H " decrements the stack pointer from 0 CO to 0 BFH . It then loads the contents of register 40H into location 0BFH. Register 0BFH then contains the value 4FH and SP points to location OBFH.

## RCF — Reset Carry Flag



Example: Given: $C=11$ or "0":
The instruction RCF clears the carry flag (C) to logic zero.

## RET — Return

## RET

Operation: $\quad \mathrm{PC} \leftarrow @ \mathrm{SP}$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: $\quad$ No flags are affected.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 8 | AF |

Example: $\quad$ Given: $S P=0 B C H,(S P)=101 \mathrm{AH}$, and $P C=1234:$
RET $\rightarrow \quad P C=101 A H, S P=0 B E H$
The statement "RET" pops the contents of stack pointer location OBCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location OBDH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location OBEH.

## RL - Rotate Left

RL dst
Operation: $\quad \mathrm{C} \leftarrow \mathrm{dst}(7)$
dst (0) $\leftarrow$ dst (7)
dst $(\mathrm{n}+1) \leftarrow \mathrm{dst}(\mathrm{n}), \mathrm{n}=0-6$
The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7 ) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 90 | R |

Examples: Given: Register 00H $=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$ and register $02 \mathrm{H}=17 \mathrm{H}$ :
$\begin{array}{llll}\mathrm{RL} & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=55 \mathrm{H}, \mathrm{C}=" 1 " \\ \mathrm{RL} & @ 01 \mathrm{H} & \rightarrow & \text { Register } 01 \mathrm{H}=02 \mathrm{H}, \text { register } 02 \mathrm{H}=2 \mathrm{EH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00 H contains the value OAAH (10101010B), the statement "RL 00 H " rotates the 0AAH value left one bit position, leaving the new value 55 H ( 01010101 B ) and setting the carry and overflow flags.

## RLC — Rotate Left Through Carry

RLC dst
Operation: $\quad$ dst $(0) \leftarrow C$
$C \leftarrow$ dst (7)
dst $(\mathrm{n}+1) \leftarrow$ dst $(\mathrm{n}), \mathrm{n}=0-6$
The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 10 | R |

Examples: Given: Register $00 \mathrm{H}=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}, \mathrm{C}=\mathrm{C}^{2} 0$ ":
$\begin{array}{llll}\text { RLC } & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=54 \mathrm{H}, \mathrm{C}=" 1 " \\ \text { RLC } & @ 01 \mathrm{H} & \rightarrow & \text { Register } 01 \mathrm{H}=02 \mathrm{H}, \text { register } 02 \mathrm{H}=2 \mathrm{EH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC $00 \mathrm{H} "$ rotates 0 AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00 H , leaving the value 55 H (01010101B). The MSB of register 00 H resets the carry flag to " 1 " and sets the overflow flag.

## RR - Rotate Right

RR dst
Operation: $\quad \mathrm{C} \leftarrow$ dst (0)
dst (7) $\leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).


Flags: $\quad \mathbf{C}$ : Set if the bit rotated from the least significant bit position (bit zero) was "1".
$\mathbf{Z}$ : Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | E 0 | R |

Examples: Given: Register $00 \mathrm{H}=31 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}$ :
RR $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=98 \mathrm{H}, \mathrm{C}=" 1 "$
$\mathrm{RR} @ 01 \mathrm{H} \rightarrow \quad$ Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=8 \mathrm{BH}, \mathrm{C}={ }^{2} 1 "$
In the first example, if general register 00 H contains the value $31 \mathrm{H}(00110001 \mathrm{~B})$, the statement "RR 00 H " rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7 , leaving the new value 98 H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".

## RRC - Rotate Right Through Carry

RRC dst
Operation: $\quad$ dst $(7) \leftarrow \mathrm{C}$
$\mathrm{C} \leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).


Flags: $\quad \mathbf{C}$ : Set if the bit rotated from the least significant bit position (bit zero) was "1".
Z: Set if the result is "0" cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> opc dst | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: Register $00 \mathrm{H}=55 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=17 \mathrm{H}$, and $\mathrm{C}=$ " 0 ":

| RRC | 00 H | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{AH}, \mathrm{C}=" 1 "$ |
| :--- | :--- | :--- | :--- |
| RRC | $@ 01 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=0 \mathrm{BH}, \mathrm{C}=" 1 "$ |

In the first example, if general register 00 H contains the value 55 H ( 01010101 B ), the statement "RRC 00 H " rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7 . This leaves the new value $2 \mathrm{AH}(00101010 \mathrm{~B})$ in destination register 00 H . The sign flag and overflow flag are both cleared to "0".

## SBC - Subtract With Carry

## SBC dst,src

Operation: dst $\leftarrow$ dst - src $-c$
The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags: C: Set if a borrow occurred (src > dst); cleared otherwise.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.

## Format:



Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register $03 \mathrm{H}=0 \mathrm{AH}$ :

SBC R1,R2 $\rightarrow \quad \mathrm{R} 1=0 \mathrm{CH}, \mathrm{R} 2=03 \mathrm{H}$
SBC R1,@R2 $\rightarrow \quad \mathrm{R} 1=05 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$
SBC $\quad 01 \mathrm{H}, 02 \mathrm{H} \quad \rightarrow \quad$ Register $01 \mathrm{H}=1 \mathrm{CH}$, register $02 \mathrm{H}=03 \mathrm{H}$
SBC $\quad 01 \mathrm{H}, @ 02 \mathrm{H} \rightarrow \quad$ Register $01 \mathrm{H}=15 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$
SBC $\quad 01 \mathrm{H}, \# 8 \mathrm{AH} \quad \rightarrow \quad$ Register $01 \mathrm{H}=95 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $\mathrm{V}={ }^{2} 1 "$
In the first example, if working register R1 contains the value 10 H and register R2 the value 03 H , the statement "SBC R1,R2" subtracts the source value ( 03 H ) and the C flag value ("1") from the destination $(10 \mathrm{H})$ and then stores the result $(0 \mathrm{CH})$ in register R1.

## SCF - Set Carry Flag

SCF
Operation: $\quad C \leftarrow 1$
The carry flag (C) is set to logic one, regardless of its previous value.

Flags: C: Set to "1".
No other flags are affected.
Format:

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 4 | DF |

Example: The statement
SCF
sets the carry flag to logic one.

## SRA - Shift Right Arithmetic

SRA
dst
Operation: $\quad$ dst (7) $\leftarrow$ dst (7)
$C \leftarrow d s t(0)$
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.


Flags: C: Set if the bit shifted from the LSB position (bit zero) was "1".
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V : Always cleared to " 0 ".

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | D 0 | R |

Examples: Given: Register $00 \mathrm{H}=9 \mathrm{AH}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{BCH}$, and $\mathrm{C}={ }^{11} 1^{\prime}$ :
$\begin{array}{llll}\text { SRA } & 00 \mathrm{H} & \rightarrow & \text { Register } 00 \mathrm{H}=0 \mathrm{CD}, \mathrm{C}=" 0 " \\ \text { SRA } & @ 02 \mathrm{H} & \rightarrow & \text { Register } 02 \mathrm{H}=03 \mathrm{H}, \text { register } 03 \mathrm{H}=0 \mathrm{DEH}, \mathrm{C}=" 0 "\end{array}$
In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00 H " shifts the bit values in register 00 H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0 CDH (11001101B) in destination register 00 H .

## STOP - Stop Operation

## STOP

Operation: The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or External interrupt input. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

## Format:

| $c$ | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

Example: The statement
LD STOPCON, \#0A5H
STOP
NOP
NOP
NOP
halts all microcontroller operations. When STOPCON register is not \#0A5H value, if you use STOP instruction, PC is changed to reset address.

## SUB - Subtract

SUB dst,src
Operation: $\quad$ dst $\leftarrow$ dst - src
The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: C: Set if a "borrow" occurred; cleared otherwise.
$\mathbf{Z}$ : $\quad$ Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:



Examples: Given: $\mathrm{R} 1=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| SUB | $R 1, R 2$ | $\rightarrow$ | $R 1=0 F H, R 2=03 H$ |
| :--- | :--- | :--- | :--- |
| SUB | $R 1, @ R 2$ | $\rightarrow$ | $R 1=08 H, R 2=03 H$ |
| SUB | $01 H, 02 H$ | $\rightarrow$ | Register $01 \mathrm{H}=1 \mathrm{EH}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| SUB | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=17 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| SUB | $01 \mathrm{H}, \# 90 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=91 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $\mathrm{V}=" 1 "$ |
| SUB | $01 \mathrm{H}, \# 65 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=0 B C H ; C$ and $S=" 1 ", \mathrm{~V}=" 0 "$ |

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03 H , the statement "SUB R1,R2" subtracts the source value $(03 \mathrm{H})$ from the destination value $(12 \mathrm{H})$ and stores the result ( 0 FH ) in destination register R1.

## TCM - Test Complement Under Mask

| TCM | dst,src |
| :--- | :--- |
| Operation: | (NOT dst) AND src |

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero $(Z)$ flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \\| sr |  | 2 | 4 | 62 | $r$ | $r$ |
|  |  |  |  | 6 | 63 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 64 | R | R |
|  |  |  |  | 6 | 65 | R | IR |
| opc | dst | SrC | 3 | 6 | 66 | R | IM |

Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=12 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| TCM | R0,R1 | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H, Z=" 1 "$ |
| :--- | :--- | :--- | :--- |
| TCM | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H$, register $02 H=23 H, Z=" 0 "$ |
| TCM | $00 H, 01 H$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=" 1 "$ |
| TCM | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, <br> register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 1 "$ |
| TCM | $00 \mathrm{H}, \# 34$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}=" 0 "$ |

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value $02 \mathrm{H}(00000010 \mathrm{~B})$, the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the $Z$ flag is set to logic one and can be tested to determine the result of the TCM operation.

## TM — Test Under Mask

TM dst,src

Operation: dst AND src
This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:



Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| TM | R0,R1 | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H, Z=" 0 "$ |
| :--- | :--- | :--- | :--- |
| TM | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 C 7 H, R 1=02 H$, register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 0 "$ |
| TM | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=" 0 "$ |
| TM | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, <br> register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 0 "$ |
|  |  |  | Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}=" 1 "$ |

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value $02 \mathrm{H}(00000010 \mathrm{~B})$, the statement "TM R0,R1" tests bit one in the destination register for a " 0 " value. Because the mask value does not match the test bit, the $Z$ flag is cleared to logic zero and can be tested to determine the result of the TM operation.

## XOR - Logical Exclusive OR

## XOR dst,src

Operation: $\quad$ dst $\leftarrow$ dst XOR src
The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a " 0 " bit is stored.

Flags: C: Unaffected.
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to " 0 ".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst $\underline{\text { srC }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | B2 | $r$ | $r$ |
|  |  |  |  | 6 | B3 | $r$ | Ir |
| opc | src | dst | 3 | 6 | B4 | R | R |
|  |  |  |  | 6 | B5 | R | IR |
| opc | dst | SrC | 3 | 6 | B6 | R | IM |

Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| XOR | $R 0, R 1$ | $\rightarrow$ | $R 0=0 C 5 H, R 1=02 H$ |
| :--- | :--- | :--- | :--- |
| XOR | $R 0, @ R 1$ | $\rightarrow$ | $R 0=0 E 4 H, R 1=02 H$, register $02 \mathrm{H}=23 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=29 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, @ 01 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=23 \mathrm{H}$ |
| XOR | $00 \mathrm{H}, \# 54 \mathrm{H}$ | $\rightarrow$ | Register $00 \mathrm{H}=7 \mathrm{FH}$ |

In the first example, if working register R0 contains the value 0 C 7 H and if register R 1 contains the value 02 H , the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result $(0 \mathrm{C} 5 \mathrm{H})$ in the destination register R0.

## 7

## CLOCK CIRCUIT

## OVERVIEW

By smart option (3FH.1-. 0 in ROM), user can select internal RC oscillator or external oscillator. In using internal oscillator, XIN (P1.0), XOUT (P1.1) can be used by normal I/O pins. An internal RC oscillator source provides a typical 3.2 MHz or 0.5 MHz (in $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) depending on smart option.

An external RC oscillation source provides a typical 4 MHz clock for KS86C4502/C4504. An internal capacitor supports the RC oscillator circuit. An external crystal or ceramic oscillation source provides a maximum 10 MHz clock. The $X_{I N}$ and $X_{\text {OUT }}$ pins connect the oscillation source to the on-chip clock circuit. Simplified external RC oscillator and crystal/ceramic oscillator circuits are shown in Figures 7-1 and 7-2. When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption


Figure 7-1. Main Oscillator Circuit (RC Oscillator with Internal Capacitor)


Figure 7-2. Main Oscillator Circuit (Crystal/Ceramic Oscillator)

## MAIN OSCILLATOR LOGIC

To increase processing speed and to reduce clock noise, non-divided logic is implemented for the main oscillator circuit. For this reason, very high resolution waveforms (square signal edges) must be generated in order for the CPU to efficiently process logic operations.

## CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect clock oscillation as follows:

- In Stop mode, the main oscillator "freezes", halting the CPU and peripherals. The contents of the register file and current system register values are retained. Stop mode is released, and the oscillator started, by a reset operation or by an external interrupt with RC-delay noise filter (for KS86C4502/C4504, INT0-INT1).
- In Idle mode, the internal clock signal is gated off to the CPU, but not to interrupt control and the timer. The current CPU status is preserved, including stack pointer, program counter, and flags. Data in the register file is retained. Idle mode is released by a reset or by an interrupt (external or internally-generated).


## SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in location D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake-up function enable/disable (CLKCON.7)
- Oscillator frequency divide-by value: non-divided, 2, 8, or 16 (CLKCON. 4 and CLKCON.3)

The CLKCON register controls whether or not an external interrupt can be used to trigger a Stop mode release (This is called the "IRQ wake-up" function). The IRQ wake-up enable bit is CLKCON.7.

After a reset, the external interrupt oscillator wake-up function is enabled, the main oscillator is activated, and the $\mathrm{f}_{\mathrm{OSC}} / 16$ (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to $\mathrm{f}_{\mathrm{OSC}}, \mathrm{f}_{\mathrm{OSC}} / 2$ or $\mathrm{f}_{\mathrm{OSC}} / 8$.


Figure 7-3. System Clock Control Register (CLKCON)


NOTE: An external interrupt (with RC-delay noise filter) can be used to release stop mode and "wake-up" the main oscillator. In the S3C9442/C9444/C9452/C9454, the INT0-INT1 external interrupts are of this type.

Figure 7-4. System Clock Circuit Diagram

RESET and POWER-DOWN

## SYSTEM RESET

## OVERVIEW

By smart option (3EH. 7 in ROM), user can select internal RESET (LVR) or external RESET. In using internal RESET (LVR), RESET pin (P1.2) can be used by normal I/O pin.

The S3C9442/C9444/C9452/C9454 can be RESET in four ways:

- by external power-on-reset
- by the external reset input pin pulled low
- by the digital watchdog peripheral timing out
— by Low Voltage reset (LVR)

During a external power-on reset, the voltage at $\mathrm{V}_{\mathrm{DD}}$ is High level and the RESET pin is forced to Low level. The RESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This brings the S3C9442/C9444/C9452/C9454 into a known operating status. To ensure correct start-up, the user should take care that reset signal is not released before the $\mathrm{V}_{\mathrm{DD}}$ level is sufficient to allow MCU operation at the chosen frequency.

The RESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance in order to allow time for internal CPU clock oscillation to stabilize. The minimum required oscillation stabilization time for a reset is approximately $6.55 \mathrm{~ms}\left(\cong 2^{16} / \mathrm{f}\right.$ OSC, $\mathrm{f}_{\mathrm{OSC}}=10 \mathrm{MHz}$ ).

When a reset occurs during normal operation (with both $\mathrm{V}_{\mathrm{DD}}$ and RESET at High level), the signal at the RESET pin is forced Low and the reset operation starts. All system and peripheral control registers are then set to their default hardware reset values (see Table 8-1).

The MCU provides a watchdog timer function in order to ensure graceful recovery from software malfunction. If watchdog timer is not refreshed before an end-of-counter condition (overflow) is reached, the internal reset will be activated.

The on-chip Low Voltage reset, features static Reset when supply voltage is below a reference value (Typ. 2.3, $3.0,3.9 \mathrm{~V}$ ). Thanks to this feature, external reset circuit can be removed while keeping the application safety. As long as the supply voltage is below the reference value, there is a internal and static RESET. The MCU can start only when the supply voltage rises over the reference value.

## S^MSUNG

## NOTE

To program the duration of the oscillation stabilization interval, you must make the appropriate settings to the basic timer control register, BTCON, before entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON.

## MCU Initialization Sequence

The following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-2 are set to input mode
- Peripheral control and data registers are disabled and reset to their initial values (see Table 8-1).
- The program counter is loaded with the ROM reset address, 0100 H .
- When the programmed oscillation stabilization time interval has elapsed, the address stored in ROM location 0100 H (and 0101 H ) is fetched and executed.


Figure 8-1. Reset Block Diagram


Figure 8-2. Timing for S3C9442/C9444/C9452/C9454 after RESET

## POWER-DOWN MODES

## STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than $100 \mu \mathrm{~A}$. All system functions are halted when the clock "freezes", but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a RESET signal or by an external interrupt.

## Using RESET to Release Stop Mode

Stop mode is released when the RESET signal is released and returns to High level. All system and peripheral control registers are then reset to their default values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (fosc $/ 16$ ) because CLKCON. 3 and CLKCON. 4 are cleared to "00B". After the oscillation stabilization interval has elapsed, the CPU executes the system initialization routine by fetching the 16 -bit address stored in ROM locations 0100 H and 0101H.

## Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode (Clock-related external interrupts cannot be used). External interrupts INT0-INT1 in the KS86C4502/C4504 interrupt structure meet this criteria. And, internal interrupt using external clock (timer, SIO etc) can be used to release stop mode also.

Note that when Stop mode is released by an external interrupt, the current values in system and peripheral control registers are not changed. When you use an interrupt to release Stop mode, the CLKCON. 3 and CLKCON. 4 register values remain unchanged, and the currently selected clock value is used. If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must put the appropriate value to BTCON register before entering Stop mode.

The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

## IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while select peripherals remain active. During Idle mode, the internal clock signal is gated off to the CPU, but not to interrupt logic and timer/counters. Port pins retain the mode (input or output) they had at the time Idle mode was entered.

There are two ways to release Idle mode:

1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects a slow clock ( $\mathrm{f}_{\mathrm{Osc}} / 16$ ) because CLKCON. 3 and CLKCON. 4 are cleared to "00B". If interrupts are masked, a reset is the only way to release Idle mode.
2. Activate any enabled interrupt, causing Idle mode to be released. When you use an interrupt to release Idle mode, the CLKCON. 3 and CLKCON. 4 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. Following the IRET from the service routine, the instruction immediately following the one that initiated Idle mode is executed.y

## NOTES

1. Only external interrupts that are not clock-related can be used to release stop mode. To release Idle mode, however, any type of interrupt (that is, internal or external) can be used.
2. Before enter the STOP or IDLE mode, the ADC must be disabled. Otherwise, the STOP or IDLE current will be increased significantly.

## HARDWARE RESET VALUES

Table 8-1 lists the values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation in normal operating mode.

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined following a reset.
- A dash ("-") means that the bit is either not used or not mapped.

Table 8-1. Register Values after a Reset

| Register name | Mnemonic | Address \& Location |  | RESET value (Bit) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Address | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Timer 0 counter register | TOCNT | DOH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Timer 0 data register | TODATA | D1H | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timer 0 control register | TOCON | D2H | R/W | 0 | 0 | - | - | 0 | - | 0 | 0 |
| Location D3H is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Clock control register | CLKCON | D4H | R/W | 0 | - | - | 0 | 0 | - | - | - |
| System flags register | FLAGS | D5H | R/W | x | x | x | x | - | - | - | - |
| Locations D6H-D8H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Stack pointer register | SP | D9H | R/W | x | x | x | x | x | x | x | x |
| Location DAH is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| MDS special register | MDSREG | DBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer control register | BTCON | DCH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer counter | BTCNT | DDH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Test mode control register | FTSTCON | DEH | W | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
| System mode register | SYM | DFH | R/W | - | - | - | - | - | 0 | 0 | 0 |

NOTE: - : Not mapped or not used, x : undefined

Table 8-1. Register Values After a Reset (Continued)

| Register Name | Mnemonic | Address Hex | R/W | Bit Values After RESET |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Port 0 data register | P0 | EOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 1 data register | P1 | E1H | R/W | - | - | - | - | - | 0 | 0 | 0 |
| Port 2 data register | P2 | E2H | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations E3H-E5H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Port 0 control register (High byte) | POCONH | E6H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 control register | POCON | E7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 interrupt pending register | POPND | E8H | R/W | - | - | - | - | 0 | 0 | 0 | 0 |
| Port 1 control register | P1CON | E9H | R/W | 0 | 0 | - | - | 0 | 0 | 0 | 0 |
| Port 2 control register (High byte) | P2CONH | EAH | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 2 control register (Low byte) | P2CONL | EBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations ECH-F1H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| PWM data register | PWMDATA | F2H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM control register | PWMCON | F3H | R/W | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| STOP control register | STOPCON | F4H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations $\mathrm{F} 5 \mathrm{H}-\mathrm{F} 6 \mathrm{H}$ are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| A/D control register | ADCON | F7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| A/D converter data register (High) | ADDATAH | F8H | R | x | x | x | X | x | X | X | X |
| A/D converter data register (Low) | ADDATAL | F9H | R | 0 | 0 | 0 | 0 | 0 | 0 | X | X |
| Locations FAH-FFH are not mapped |  |  |  |  |  |  |  |  |  |  |  |

NOTE: - : Not mapped or not used, x : undefined

## PROGRAMMING TIP - Sample S3C9454 Initialization Routine

| ORG 0000H |  |  |
| :---: | :---: | :---: |
| VECTOR | 00H,INT_9454 | S3C9454 has only one interrupt vector |
| ;-------------<< Smart Option >> |  |  |
| ORG | O03CH |  |
| DB | OOH | 003CH, must be initialized to 0 |
| DB | 00H | 003DH, must be initialized to 0 |
| DB | 0E7H | 003EH, enable LVR (2.3 V) |
| DB | 03H | 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ |


|  | ORG | 0100H |  |
| :---: | :---: | :---: | :---: |
| RESET: | DI |  | disable interrupt |
|  | LD | BTCON,\#10100011B | Watch-dog disable |
|  | LD | CLKCON,\#00011000B | Select non-divided CPU clock |
|  | LD | SP,\#OCOH | Stack pointer must be set |
|  | LD | P0CONH,\#10101010B |  |
|  | LD | P0CONL,\#10101010B | P0.0-P0.7 push-pull output |
|  | LD | P1CON,\#00001010B | P1.0-P1.1 push-pull output |
|  | LD | P2CONH,\#01001010B |  |
|  | LD | P2CONL,\#10101010B | P2.0-P2.6 push-pull output |
| ;--------------< Timer 0 settings >> |  |  |  |
|  | LD | TODATA,\#50H | $\mathrm{CPU}=11.0592 \mathrm{MHz}$, interrupt interval $=2 \mathrm{msec}$ |
|  | LD | TOCON,\#01001010B | $\mathrm{f}_{\text {OSC }} / 256$, Timer 0 interrupt enable |


|  | LD | R0,\#0 | RAM clear |
| :---: | :---: | :---: | :---: |
| RAM_CLR: | CLR | @R0 |  |
|  | INC | R0 |  |
|  | CP | R0,\#0BFH |  |
|  | JP | ULE,RAM_CLR |  |


-
-
El ; Enable interrupt

## PROGRAMMING TIP — Sample S3C9454 Initialization Routine (Continued)

```
;-------------<< Main loop >>
MAIN: NOP ; Start main loop
    LD BTCON,#02H ; Enable watchdog function
                                ; Basic counter (BTCNT) clear
    -
    CALL KEY_SCAN
    •
    -
    CALL LED_DISPLAY ;
    \bullet
    \bullet
    CALL JOB
    \bullet
    \bullet
    JR T,MAIN
;-------------<< Subroutines >>
    \bullet
```



```
    RET
LED_DISPLAY: NOP
    \bullet
    \bullet
    RET
JOB: NOP
    \bullet
    \bullet
    \bullet
    RET
```


## PROGRAMMING TIP — Sample S3C9454 Initialization Routine (Continued)

|  | < Inte | vice | Interrupt enable bit and pending bit check |
| :---: | :---: | :---: | :---: |
| INT_9454: | TM | TOCON,\#00000010B | Timer0 interrupt enable check |
|  | JR | Z,NEXT_CHK1 |  |
|  | TM | TOCON,\#\#0000001B | If timer0 interrupt was occurred, |
|  | JP | NZ,INT_TIMERO | TOCON. 0 bit would be set. |

NEXT_CHK1:

| TM | PWMCOM,\#00000010B | $;$ | PWM overflow interrupt enable check |
| :--- | :--- | :--- | :--- |
| JR | Z,NEXT_CHK2 | $;$ |  |
| TM | POPND,\#00000001B | $;$ |  |
| JP | NZ,PWMOVF_INT | $;$ |  |

NEXT_CHK2:

| TM | POPND,\#00000010B | $;$ | INTO interrupt enable check |
| :--- | :--- | :--- | :--- |
| JR | Z,NEXT_CHK3 | $;$ |  |
| TM | POPND,\#00000001B | $;$ |  |
| JP | NZ,INTO_INT | $;$ |  |

NEXT_CHK3:

| TM | POPND,\#00001000B | $;$ INT1 interrupt enable check |
| :--- | :--- | :--- |
| JP | Z,END_INT | $;$ |
| TM | POPND,\#00000100B | $;$ |
| JP | NZ,INT1_INT | $;$ |
| IRET |  | $;$ Interrupt return |

END_INT ; IRET
;--------------< Timer0 interrupt service routine >
INT_TIMERO:

| • |  |  |
| :--- | :--- | :--- |
| $\dot{\text { AND }} \quad$ TOCON,\#11110110B | $;$ | Pending bit clear |
| IRET | Interrupt return |  |

```
-------------< PWM overflow interrupt service routine >
PWMOVF_INT:
    \bullet
    AND PWMCON,#11110110B ; Pending bit clear
    IRET ; Interrupt return
```

PROGRAMMING TIP - Sample S3C9454 Initialization Routine (Continued)
;-------------- External interrupt0 service routine >
INTO_INT:
AND POPND,\#11111110B ; INTO Pending bit clear
IRET ; Interrupt return
;-------------- External interrupt1 service routine >
INT1_INT:
-
AND POPND,\#11111011B ; INT1 Pending bit clear
IRET ; Interrupt return
-
END

I/O PORTS

## OVERVIEW

The S3C9442/C9444/C9452/C9454 has three I/O ports: with 18 pins total. You access these ports directly by writing or reading port data register addresses.

All ports can be configured as LED drive. (High current output: typical 10 mA )

Table 9-1. S3C9442/C9444/C9452/C9454 Port Configuration Overview

| Port | Function Description | Programmability |
| :---: | :--- | :---: |
| 0 | Bit-programmable I/O port for schmitt trigger input or push-pull output. <br> Pull-up resistors are assignable by software. Port 0 pins can also be used <br> as alternative function. (ADC input, external interrupt input). | Bit |
| 1 | Bit-programmable I/O port for schmitt trigger input or push-pull, open- <br> drain output. Pull-up or pull-down resistors are assignable by software. <br> Port 1 pins can also oscillator input/output or reset input by smart option. <br> P1.2 is input only. | Bit |
| 2 | Bit-programmable I/O port for schmitt trigger input or push-pull, open- <br> drain output. Pull-up resistor are assignable by software. Port 2 can also <br> be used as alternative function (ADC input, CLO, TO clock output) | Bit |

## PORT DATA REGISTERS

Table 9-2 gives you an overview of the port data register names, locations, and addressing characteristics. Data registers for ports 0-2 have the structure shown in Figure 9-1.

Table 9-2. Port Data Register Summary

| Register Name | Mnemonic | Hex | R/W |
| :--- | :---: | :---: | :---: |
| Port 0 data register | P0 | E0H | R/W |
| Port 1 data register | P1 | E1H | R/W |
| Port 2 data register | P2 | E2H | R/W |

NOTE: A reset operation clears the P0-P2 data register to "00H".


Figure 9-1. Port Data Register Format

## PORT 0

Port 0 is a bit-programmable, general-purpose, I/O ports. You can select normal input or push-pull output mode. In addition, you can configure a pull-up resistor to individual pins using control register settings.
It is designed for high-current functions such as LED direct drive. Part 0 pins can also be used as alternative functions (ADC input, external interrupt input and PWM output).

Two control resisters are used to control Port 0: P0CONH (E6H) and P0CONL (E7H).
You access port 0 directly by writing or reading the corresponding port data register, $\mathrm{PO}(\mathrm{EOH})$.


Figure 9-2. Port 0 Circuit Diagram

Port 0 Control Register (High Byte)
E6H, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## [.7-.6] Port, P0.7/ADC7 Configuration Bits

00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = A/D converter input (ADC7); schmitt trigger input off
[.5-.4] Port 0, P0.6/ADC6/PWM Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Alternative function (PWM output)
$10=$ Push-pull output
11 = A/D converter input (ADC6); schmitt trigger input off
[.3-.2] Port 0, P0.5/ADC5 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
$10=$ Push-pull output
11 = A/D converter input (ADC5); schmitt trigger input off
[.1-.0] Port 0, P0.4/ADC4 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
$10=$ Push-pull output
11 = A/D converter input (ADC4); schmitt trigger input off

Figure 9-3. Port 0 Control Register (P0CONH, High Byte)

Port 0 Control Register (Low Byte)
E7H, R/W
MSB

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[.7-.6] Port 0, P0.3/ADC3 Configuration Bits
00 = Schmitt trigger input
01 = Schmitt trigger input; pull-up enable
$10=$ Push-pull output
11 = A/D converter input (ADC3); Schmitt trigger input off
[.5-.4] Port 0, P0.2/ADC2 Configuration Bits
00 = Schmitt trigger input
01 = Schmitt trigger input; pull-up enable
$10=$ Push-pull output
11 = A/D converter input (ADC2); Schmitt trigger input off
[.3-.2] Port 0, P0.1/ADC1/INT1 Configuration Bits
$00=$ Schmitt trigger input/falling edge interrupt input
01 = Schmitt trigger input; pull-up enable/falling edge interrupt input
10 = Push-pull output
11 = A/D converter input (ADC1); Schmitt trigger input off
[.1-.0] Port 0, P0.0/ADC0/INTO Configuration Bits
00 = Schmitt trigger input/falling edge interrupt input
01 = Schmitt trigger input; pull-up enable/falling edge interrupt input
$10=$ Push-pull output
11 = A/D converter input (ADC0); Schmitt trigger input off

Figure 9-4. Port 0 Control Register (POCONL, Low Byte)

Port 0 Interrupt Pending Register
E8H, R/W
MSB

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[.7-.4] Not used for S3C9442/C9444/C9452/C9454
[.3] Port 0.1/ADC1/INT1, Interrupt Enable Bit
$0=$ INT1 falling edge interrupt disable
$1=$ INT1 falling edge interrupt enable
[.2] Port 0.1/ADC1/INT1, Interrupt Pending Bit
$0=$ No interrupt pending (when read)
$0=$ Pending bit clear (when write)
$1=$ Interrupt is pending (when read)
$1=$ No effect (when write)
[.1] Port 0.0/ADCO/INTO, Interrupt Enable Bit
$0=$ INTO falling edge interrupt disable
1 = INT0 falling edge interrupt enable
[.0] Port 0.0/ADCO/INTO, Interrupt Pending Bit
$0=$ No interrupt pending (when read)
$0=$ Pending bit clear (when write)
$1=$ Interrupt is pending (when read)
$1=$ No effect (when write)

Figure 9-5. Port 0 Interrupt Pending Registers (POPND)

## PORT 1

Port 1, is a 3-bit I/O port with individually configurable pins. It can be used for general I/O port (Schmitt trigger input mode, push-pull output mode or n-channel open-drain output mode). In addition, you can configure a pullup and pull-down resistor to individual pin using control register settings. It is designed for high-current functions such as LED direct drive.

P1.0, P1.1 are used for oscillator input/output by smart option. Also, P1.2 is used for RESET pin by smart option.
One control register is used to control port 1: P1CON (E9H).
You address port 1 bits directly by writing or reading the port 1 data register, P1 (E1H). When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.


Figure 9-6. Port 1 Circuit Diagram

Port 1 Control Register
E9H, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[.7] Port 1.1 N-channel open-drain Enable Bit
$0=$ Configure P1.1 as a push-pull output
$1=$ Configure P1.1 as a n-channel open-drain output
[.6] Port 1.0 N-channel open-drain Enable Bit
0 = Configure P1.0 as a push-pull output
1 = Configure P1.0 as a N-channel open-drain output
[.5-.4] Not used for S3C9442/C9444/C9452/C9454
[.3-.2] Port 1, P1.1 Configuration Bits
00 = Schmitt trigger input;
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = Schmitt trigger input; pull-down enable
[.1-.0] Port 1, P1.1 Configuration Bits
00 = Schmitt trigger input;
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = Schmitt trigger input; pull-down enable
NOTE: When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.

Figure 9-7. Port 1 Control Register (P1CON)

## PORT 2

Port 2 is a 7-bit I/O port with individually configurable pins. It can be used for general I/O port (schmitt trigger input mode, push-pull output mode or N -channel open-drain output mode). You can also use some pins of port 2 ADC input, CLO output and TO clock output. In addition, you can configure a pull-up resistor to individual pins using control register settings. It is designed for high-current functions such as LED direct drive.

You address port 2 bits directly by writing or reading the port 2 data register, P2 (E2H). The port 2 control register, P2CONH and P2CONL is located at addresses EAH, EBH respectively.


Figure 9-8. Port 2 Circuit Diagram

Port 2 Control Register (High Byte) EAH, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[.7] Not sued for S3C9442/C9444/C9452/C9454
[.6-.4] Port 2, P2.6/ADC8/CLO Configuration Bits
$000=$ Schmitt trigger input; pull-up enable
001 = Schmitt trigger input
$01 \mathrm{x}=\mathrm{ADC}$ input
$100=$ Push-pull output
101 = Open-drain output; pull-up enable
110 = Open-drain output
111 = Alternative function; CLO output
[.3-.2] Port 2, P2.5 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
$10=$ Push-pull output
11 = Open-drain output
[.1-.0] Port 2, P2.4 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output

NOTE: When noise problem is important issue, you had better not use CLO output

Figure 9-9. Port 2 Control Register (P2CONH, High Byte)

## Port 2 Control Register (Low Byte)

EBH, R/W

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LSB |  |  |  |  |  |  |  |

[.7-.6] Port 2, P2.3 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
[.5-.4] Port 2, P2.2 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output

## [.3-.2] Port 2, P2.1 Configuration Bits

00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
$10=$ Push-pull output
11 = Open-drain output
[.1-.0] Port 2, P2.0 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = T0 match output

Figure 9-10. Port 2 Control Register (P2CONL, Low Byte)

## 10 <br> BASIC TIMER and TIMER 0

## MODULE OVERVIEW

The S3C9442/C9444/C9452/C9454 has two default timers: an 8-bit basic timer, one 8-bit general-purpose timer/counter, called timer 0.

## Basic Timer (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release. The functional components of the basic timer block are:
- Clock frequency divider (fosc divided by 4096, 1024, or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (DDH, read-only)
- Basic timer control register, BTCON (DCH, read/write)


## Timer 0

Timer 0 has the following functional components:

- Clock frequency divider ( $\mathrm{f}_{\mathrm{OSC}}$ divided by 4096, 256, 8 , or $\mathrm{f}_{\mathrm{OSC}}$ ) with multiplexer
- 8-bit counter (TOCNT), 8-bit comparator, and 8-bit data register (TODATA)
- Timer 0 control register (TOCON)


## SMMSUNG

## BASIC TIMER (BT)

## BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of $\mathrm{f}_{\mathrm{OSC}} / 4096$. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7-BTCON.4.

The 8-bit basic timer counter, BTCNT, can be cleared during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for both the basic timer input clock and the timer 0 clock, you write a "1" to BTCON.0.

Basic Timer Control Register (BTCON) DCH, R/W


Watchdog timer enable bits:
1010B = Disable watchdog function
Other value = Enable watchdog
function

Divider clear bit for basic
timer and timer 0 :
$0=$ No effect
1 = Clear both dividers
Basic timer counter clear bits:
$0=$ No effect
1 = Clear basic timer counter
Basic timer input clock selection bits:
$00=$ fosc/4096
$01=$ fosc $/ 1024$
$10=$ fosc $/ 128$
11 = Invalid selection

NOTE: When you write a 1 to BTCON. 0 (or BTCON.1), the basic timer divider (or basic timer counter) is cleared. The bit is then cleared automatically to 0 .

Figure 10-1. Basic Timer Control Register (BTCON)

## BASIC TIMER FUNCTION DESCRIPTION

## Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7-BTCON. 4 to any value other than "1010B" (The "1010B" value disables the watchdog function). A reset clears BTCON to " 00 H ", automatically enabling the watchdog timer function. A reset also selects the oscillator clock divided by 4096 as the BT clock.

A reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8 -bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

## Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when Stop mode has been released by an external interrupt.

In Stop mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of $\mathrm{f}_{\mathrm{Osc}} / 4096$ (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT. 4 is set, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop mode is released:

1. During Stop mode, a external power-on reset or an external interrupt occurs to trigger the Stop mode release and oscillation starts.
2. If a external power-on reset occurred, the basic timer counter will increase at the rate of fOSC/4096. If an external interrupt is used to release Stop mode, the BTCNT value increases at the rate of the preset clock source.
3. Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter is set.
4. When a BTCNT. 4 is set, normal CPU operation resumes.

Figure 10-2 and 10-3 shows the oscillation stabilization time on RESET and STOP mode release


NOTE: Duration of the oscillator stabilization wait time, twalt, when it is released by a
Power-on-reset is $4096 \times 16$ fosc.
tRST $\approx R C$ ( $R$ and $C$ are value of external power on reset)

Figure 10-2. Oscillation Stabilization Time on RESET


NOTE: Duration of the oscillator stabilzation wait time, twalt, it is released by an interrupt is determined by the setting in basic timer control register, BTCON.

| BTCON.3 | BTCON.2 | twaIT | twAIT (When fosc is $\mathbf{1 0} \mathbf{~ M H z )}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $(4096 \times 16) / f o s c$ | 6.55 ms |
| 0 | 1 | $(1024 \times 16) / \mathrm{fosc}$ | 1.64 ms |
| 1 | 0 | $(128 \times 16) / \mathrm{fosc}$ | 0.2 ms |
| 1 | 1 | Invalid setting | - |

Figure 10-3. Oscillation Stabilization Time on STOP Mode Release

## SAMSUNG

## PROGRAMMING TIP - Configuring the Basic Timer

This example shows how to configure the basic timer to sample specification.


## TIMER 0

## TIMER 0 CONTROL REGISTERS (TOCON)

The timer 0 control register, TOCON, is used to select the timer 0 operating mode (interval timer) and input clock frequency, to clear the timer 0 counter, and to enable the TO match interrupt. It also contains a pending bit for TO match interrupts.

A reset clears TOCON to " 00 H ". This sets timer 0 to normal interval timer mode, selects an input clock frequency of fOSC /4096, and disables the T0 match interrupts. The T0 counter can be cleared at any time during normal operation by writing a "1" to TOCON.3.


Figure 10-4. Timer 0 Control Registers (TOCON)

## SMMSUNG

## TIMER 0 FUNCTION DESCRIPTION

## Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the Timer 0 reference data register, TODATA. The match signal generates a Timer 0 match interrupt (TOINT, vector 00 H ) and then clears the counter. If, for example, you write the value "10H" to TODATA, the counter will increment until it reaches " 10 H ". At this point, the Timer 0 interrupt request is generated, the counter value is reset and counting resumes.


NOTE: TOCON. 3 is not auto-cleared, you must pay attention when clear pending bit (refer to P10-12)

Figure 10-5. Simplified Timer 0 Function Diagram (Interval Timer Mode)


Figure 10-6. Timer 0 Timing Diagram


NOTE: During a power-on reset operation, the CPU is idle during the required oscillation stabilization interval (until bit 4 the basic timer counter is set).

Figure 10-7. Basic Timer and Timer 0 Block Diagram

## PROGRAMMING TIP1 - Configuring Timer 0 (Interval Mode)

The following sample program sets Timer 0 to interval timer mode.

| ORG | 0000H |  |
| :---: | :---: | :---: |
| VECTOR | 00H,INT_9454 | S3C9454 has only one interrupt vector |
| ORG | 003CH |  |
| DB | 00H | 003 CH , must be initialized to 0 |
| DB | 00H | 003DH, must be initialized to 0 |
| DB | 0E7H | 003EH, enable LVR (2.3 V) |
| DB | 03H | 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ |
| ORG | 0100H |  |


| RESET: | DI |  | Disable interrupt |  |
| :--- | :--- | :--- | :--- | :--- |
|  | LD | BTCON,\#10100011B | $;$ Watchdog disable |  |
|  | LD | CLKCON,\#00011000B | $;$ Select non-divided CPU clock |  |
|  | LD | SP,\#0COH | $;$ Set stack pointer |  |
|  | LD | POCONH,\#10101010B | $;$ |  |
|  | LD | POCONL,\#10101010B | $;$ P0.0-0.7 push-pull output |  |
|  | LD | P1CON,\#00001010B | $;$ P1.0-P1.1 push-pull output |  |
|  | LD | P2CONH,\#01001010B | $;$ |  |
|  | LD | P2CONL,\#10101010B | $;$ | P2.0-P2.6 push-pull output |


|  | LD | TODATA,\#50H TOCON,\#01001010B | ; | $\mathrm{CPU}=11.0592 \mathrm{MHz}$, interrupt interval $=2 \mathrm{msec}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | LD |  | ; | $\mathrm{f}_{\text {OSC }} / 256$, Timer0 interrupt enable |
|  | - |  |  |  |
|  | - |  |  |  |
|  | $\dot{E l}^{\circ}$ |  |  | Enable interrupt |
| ;-------------<< Main loop >> |  |  |  |  |
| MAIN: | NOP |  | ; | Start main loop |
|  | - |  |  |  |
|  | - |  |  |  |
|  | CALL | LED_DISPLAY | ; | Sub-block module |
|  | - |  |  |  |
|  | - |  |  |  |
|  | $\stackrel{\cdot}{\text { CALL }}$ | JOB | ; | Sub-block module |
|  | - |  |  | Sub-block module |
|  | - |  |  |  |
|  | R |  |  |  |
|  | JR | T,MAIN | , |  |

## SMMSUNG.

## PROGRAMMING TIP1 - Configuring Timer 0 (Interval Mode) (Continued)



## 11

## 8-BIT PWM (PULSE WIDTH MODULATION)

## OVERVIEW

This microcontroller has the 8-bit PWM circuit. The operation of all PWM circuit is controlled by a single control register, PWMCON.

The PWM counter is a 8-bit incrementing counter. It is used by the 8-bit PWM circuits. To start the counter and enable the PWM circuits, you set PWMCON. 2 to "1". If the counter is stopped, it retains its current count value; when re-started, it resumes counting from the retained count value. When there is a need to clear the counter you set PWMCON. 3 to "1".

You can select a clock for the PWM counter by set PWMCON.6-.7. Clocks which you can select are $\mathrm{f}_{\mathrm{OSC}} / 64$, $\mathrm{f}_{\mathrm{OSC}} / 8, \mathrm{f}_{\mathrm{OSC}} / 2, \mathrm{f}_{\mathrm{OSC}} / 1$.

## FUNCTION DESCRIPTION

## PWM

The 8-bit PWM circuits have the following components:

- 6-bit comparator and extension cycle circuit
- 6-bit reference data register (PWMDATA.7-.2)
- 2-bit extension data register (PWMDATA.1-.0)
- PWM output pins (P0.6/PWM)


## PWM counter

To determine the PWM module's base operating frequency, the upper 6-bits of counter is compared to the PWM data (PWMDATA.7-.2). In order to achieve higher resolutions, the lower 2-bits of the counter can be used to modulate the "stretch" cycle. To control the "stretching" of the PWM output duty cycle at specific intervals, the lower 2-bits of counter value is compared with the PWMDATA.1-.0.

## PWM data and extension registers

PWM (duty) data registers, located in F2H, determine the output value generated by each 8-bit PWM circuit.
To program the required PWM output, you load the appropriate initialization values into the 6-bit reference data register (PWMDATA.7-.2) and the 2-bit extension data register (PWMDATA.1-.0). To start the PWM counter, or to resume counting, you set PWMCON. 2 to "1".

A reset operation disables all PWM output. The current counter value is retained when the counter stops. When the counter starts, counting resumes at the retained value.

## PWM clock rate

The timing characteristics of PWM output is based on the $\mathrm{f}_{\mathrm{OSC}}$ clock frequency. The PWM counter clock value is determined by the setting of PWMCON.6-.7.

Table 11-1. PWM Control and Data Registers

| Register Name | Mnemonic | Address | Function |
| :---: | :---: | :---: | :--- |
| PWM data registers | PWMDATA.7-.2 | F2H.7-.2 | 6-bit PWM basic cycle frame value |
|  | PWMDATA.1-.0 | F2H.1-.0 | 2-bit extension ("stretch") value |
| PWM control registers | PWMCON | F3H | PWM counter stop/start (resume), and <br> PWM counter clock settings |

## PWM function Description

The PWM output signal toggles to Low level whenever the lower 6-bit of counter matches the reference data register (PWMDATA.7-.2). If the value in the PWMDATA.7-. 2 register is not zero, an overflow of the lower 6-bits of counter causes the PWM output to toggle to High level. In this way, the reference value written to the reference data register determines the module's base duty cycle.

The value in the upper 2-bits of counter is compared with the extension settings in the 2-bit extension data register (PWMDATA.1-.0). This lower 2-bits of counter value, together with extension logic and the PWM module's extension data register, is then used to "stretch" the duty cycle of the PWM output. The "stretch" value is one extra clock period at specific intervals, or cycles (see Table 11-2).

If, for example, the value in the extension data register is ' 01 B ', the 2 nd cycle will be one pulse longer than the other 3 cycles. If the base duty cycle is $50 \%$, the duty of the 2 nd cycle will therefore be "stretched" to approximately $51 \%$ duty. For example, if you write 10B to the extension data register, all odd-numbered pulses will be one cycle longer. If you write 11 H to the extension data register, all pulses will be stretched by one cycle except the 4th pulse. PWM output goes to an output buffer and then to the corresponding PWM output pin. In this way, you can obtain high output resolution at high frequencies.

Table 11-2. PWM output "stretch" Values for Extension Data Register (PWMDATA.1-.0)

| PWMDATA Bit (Bit1-Bit0) | "Stretched" Cycle Number |
| :---: | :---: |
| 00 | - |
| 01 | 2 |
| 10 | 1,3 |
| 11 | $1,2,3$ |



Figure 11-1. 8-Bit PWM Basic Waveform


Figure 11-2. 8-Bit Extended PWM Waveform

## PWM CONTROL REGISTER (PWMCON)

The control register for the PWM module, PWMCON, is located at register address F3H. PWMCON is used the 8-bit PWM modules. Bit settings in the PWMCON register control the following functions:

- PWM counter clock selection
- PWM data reload interval selection
- PWM counter clear
- PWM counter stop/start (or resume) operation
- PWM counter overflow (8-bit counter overflow) interrupt control

A reset clears all PWMCON bits to logic zero, disabling the entire PWM module.


Figure 11-3. PWM Control Register (PWMCON)

## S^MSUNG



Figure 11-4. PWM Functional Block Diagram

## PROGRAMMING TIP - Programming the PWM Module to Sample Specifications

| ORG | $\begin{aligned} & \text { OOOOH } \\ & \text { VECTOR } \end{aligned}$ | 00H,INT_9454 | S3C9454 has only one interrupt vector |
| :---: | :---: | :---: | :---: |
| ;------------<< Smart Option >> |  |  |  |
| ORG | 003CH |  |  |
|  | DB | 00H | 003 CH , must be initialized to 0 . |
|  | DB | 00H | 003DH, must be initialized to 0 . |
|  | DB | 0E7H | 003EH, enable LVR (2.3 V) |
|  | DB | 03H | 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ |

;--------------<< Initialize System and Peripherals >>

|  | ORG | 0100 H |  |
| :--- | :--- | :--- | :--- |
| RESET: | DI |  | disable interrupt |
|  | LD | BTCON,\#10100011B | $;$ Watchdog disable |
|  | $\bullet$ |  |  |
|  | LD | P0CONH,\#10011010B | $;$ Configure P0.6 PWM output |
|  | LD | PWMCON,\#00000110B | $; f_{\text {OSC }} / 64$, counter/interrupt enable |
|  | LD | PWMDATA,\#80H | $;$ |
|  | - |  |  |
|  | El |  | Enable interrupt |

;-------------<< Main loop >>
MAIN:

;-------------<<< Interrupt Service Routines >>

| INT_9454: | - |  | Interrupt enable bit and pending bit check |
| :--- | :--- | :--- | :--- |
|  | TM | PWMCON,\#00000010B | $;$ Interrupt enable check |
|  | JR | Z,NEXT_CHK1 | $;$ |
|  | TM | PWMCON,\#00000001B | $;$ Interrupt pending bit check |
|  | JP | NZ,INT_PWM | $;$ PWMCON's pending bit set --> PWM interrupt |

NEXT_CHK1:
-
$\bullet$
IRET

## S^MSUNG

PROGRAMMING TIP - Programming the PWM Module to Sample Specifications (Continued)
INT_PWM:
; PWM interrupt service routine
-
-
AND
PWMCON,\#11110110B ; pending bit clear
IRET
-
END

## 12 <br> A/D CONVERTER

## OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the nine input channels to equivalent 10-bit digital values. The analog input level must lie between the $V_{D D}$ and $V_{S S}$ values. The $A / D$ converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic
- ADC control register (ADCON)
- Nine multiplexed analog data input pins (ADC0-ADC8)
- 10-bit A/D conversion data output register (ADDATAH/L):

To initiate an analog-to-digital conversion procedure, you write the channel selection data in the A/D converter control register ADCON to select one of the nine analog input pins (ADCn, $n=0-8$ ) and set the conversion start or enable bit, ADCON.0. The read-write ADCON register is located at address F7H.

During a normal conversion, ADC logic initially sets the successive approximation register to 200 H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.74) in the ADCON register. To start the A/D conversion, you should set a the enable bit, ADCON.0. When a conversion is completed, ACON.3, the end-of-conversion (EOC) bit is automatically set to 1 and the result is dumped into the ADDATA register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATA before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

## NOTE

Because the ADC does not use sample-and-hold circuitry, it is important that any fluctuations in the analog level at the ADC0-ADC8 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to circuit noise, will invalidate the result.

## USING A/D PINS FOR STANDARD DIGITAL INPUT

The ADC module's input pins are alternatively used as digital input in port 0 and P2.6.

## A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address F7H. ADCON has four functions:

- Bits 7-4 select an analog input pin (ADC0-ADC8).
- Bit 3 indicates the status of the $A / D$ conversion.
- Bits 2-1 select a conversion speed.
- Bit 0 starts the A/D conversion.

Only one analog input channel can be selected at a time. You can dynamically select any one of the ten analog input pins (ADC0-ADC8) by manipulating the 4-bit value for ADCON.7-ADCON.4.


Figure 12-1. A/D Converter Control Register (ADCON)

## INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first bit conversion is always $1 / 2 \mathrm{~V}_{\mathrm{DD}}$.


Figure 12-2. A/D Converter Circuit Diagram
$\square$
Figure 12-3. A/D Converter Data Register (ADDATAH/L)


Figure 12-4. A/D Converter Timing Diagram

## CONVERSION TIMING

The A/D conversion process requires 4 steps ( 4 clock edges) to convert each bit and 10 clocks to step-up A/D conversion. Therefore, total of 50 clocks are required to complete an 10-bit conversion: With an 10 MHz CPU clock frequency, one clock cycle is 400 ns (4/fosc). If each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit $\times 10$-bits + step-up time ( 10 clock) $=50$ clocks
50 clock $\times 400 \mathrm{~ns}=20 \mu \mathrm{~s}$ at $10 \mathrm{MHz}, 1$ clock time $=4 / \mathrm{f}$ OsC $($ assuming ADCON.2-. $1=10$ )

## INTERNAL A/D CONVERSION PROCEDURE

1. Analog input must remain between the voltage range of $V_{S S}$ and $V_{D D}$.
2. Configure the analog input pins to input mode by making the appropriate settings in POCONH, POCONL and P2CONH registers.
3. Before the conversion operation starts, you must first select one of the nine input pins (ADC0-ADC8) by writing the appropriate value to the ADCON register.
4. When conversion has been completed, ( 50 clocks have elapsed), the EOC flag is set to " 1 ", so that a check can be made to verify that the conversion was successful.
5. The converted digital value is loaded to the output register, ADDATAH (8-bit) and ADDATAL (2-bit), then the ADC module enters an idle state.
6. The digital conversion result can now be read from the ADDATAH and ADDATAL register.


Figure 12-5. Recommended A/D Converter Circuit for Highest Absolute Accuracy

Programming Tip- Configuring A/D Converter

|  | ORG | 0000H |  |
| :---: | :---: | :---: | :---: |
|  | VECTOR | 00H,INT_9454 | ; S3C9454 has only one interrupt vector |
| ORG | 003CH |  |  |
|  | DB | 00H | ; 003CH, must be initialized to 0 |
|  | DB | 00H | ; 003DH, must be initialized to 0 |
|  | DB | 0E7H | ; 003EH, enable LVR (2.3 V) |
|  | DB | 03H | ; 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ |
|  | ORG | 0100H |  |
| RESET: | DI |  | ; disable interrupt |
|  | LD | BTCON,\#10100011B | ; Watchdog disable |
|  | - |  |  |
|  | - |  |  |
|  | LD | P0CONH,\#11111111B | ; Configure P0.4-P0.7 AD input |
|  | LD | P0CONL,\#11111111B | ; Configure P0.0-P0.3 AD input |
|  | LD | P2CONH,\#00100000B | ; Configure P2.6 AD input |
|  | El |  | ; Enable interrupt |
| ;-------------<< Main loop >> |  |  |  |
| MAIN: | - |  |  |
|  | - |  |  |
|  | CALL | AD CONV | ; Subroutine for AD conversion |
|  |  |  |  |
|  | - |  |  |
|  | $\stackrel{\text { JR }}{ }$ | t,MAIN |  |
|  | JR | t,MAIN | , |
| AD_CONV: | LD | ADCON,\#00000001B | ; Select analog input channel $\rightarrow$ P0.0 |
|  |  |  | select conversion speed $\rightarrow \mathrm{f}_{\mathrm{OSC}} / 16$ |
|  |  |  | ; set conversion start bit |
|  | NOP |  |  |
|  | NOP |  | ; If you select conversion speed to $\mathrm{f}_{\mathrm{OsC}} / 16$ |
|  | NOP |  | at least three nop must be included |

Programming Tip- Configuring A/D Converter (Continued)


## 13

## ELECTRICAL DATA

## OVERVIEW

In this section, the following S3C9442/C9444/C9452/C9454 electrical characteristics are presented in tables and graphs:

- Absolute maximum ratings
- D.C. electrical characteristics
- A.C. electrical characteristics
- Input Timing Measurement Points
- Oscillator characteristics
- Oscillation stabilization time
- Operating Voltage Range
- Schmitt trigger input characteristics
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by a RESET
- A/D converter electrical characteristics
- LVR circuit characteristics
- LVR reset Timing

Table 13-1. Absolute Maximum Ratings
$\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Rating | Unit |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  |  |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | All ports | -0.3 to +6.5 | V |  |  |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | All output ports | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |  |
| Output current high | $\mathrm{I}_{\mathrm{OH}}$ | One I/O pin active | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |  |
|  |  | All I/O pins active | -25 | mA |  |  |
| Output current low | $\mathrm{I}_{\mathrm{OL}}$ | One I/O pin active | -80 |  |  |  |
|  |  | All I/O pins active | +30 | mA |  |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | - | +150 |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |  |

Table 13-2. DC Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.5 V$)$

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{H}+1}$ | Ports 0, 1, 2 and RESET | $\mathrm{V}_{\mathrm{DD}}=2.0$ to 5.5 V | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{HH} 2}$ | $\mathrm{X}_{\text {IN }}$ and $\mathrm{X}_{\text {OUT }}$ |  | $\mathrm{V}_{\mathrm{DD}}{ }^{-0.1}$ |  |  |  |
| Input low voltage | $\mathrm{V}_{\text {IL } 1}$ | Ports 0, 1, 2 and RESET | $\mathrm{V}_{\mathrm{DD}}=2.0$ to 5.5 V | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\text {IL2 }}$ | $\mathrm{X}_{\text {IN }}$ and $\mathrm{X}_{\text {OUT }}$ |  |  |  | 0.1 |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ $\text { ports } 0,1,2$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | $\mathrm{V}_{\mathrm{DD}}{ }^{-1.5}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | V |
| Output low voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ $\text { port } 0,1 \text {, and } 2$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 0.4 | 2.0 | V |
| Input high leakage current | ${ }_{\text {LIH1 }}$ | All input except $\mathrm{I}_{\mathrm{LH} 2}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1 | uA |
|  | $\mathrm{I}_{\text {LIH2 }}$ | $\mathrm{X}_{\text {IN }}, \mathrm{X}_{\text {OUT }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 20 |  |
| Input low leakage current | $\mathrm{ILIL1}^{1}$ | All input except $\mathrm{I}_{\text {LIL2 } 2}$ and RESET | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | - | - | -1 | uA |
|  | $\mathrm{ILIL2}$ | $\mathrm{X}_{\text {IN }}, \mathrm{X}_{\text {OUT }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | -20 |  |
| Output high leakage current | $\mathrm{I}_{\text {LOH }}$ | All output pins | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ | - | - | 2 | uA |
| Output low leakage current | ILOL | All output pins | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | - | -2 | uA |
| Pull-up resistors | $\mathrm{R}_{\mathrm{P}}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\ \text { Ports } 0,1,2 \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ |
| Pull-down resistors | $\mathrm{R}_{\mathrm{p}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ <br> Ports 1 | $V_{D D}=5 \mathrm{~V}$ | 25 | 50 | 100 |  |
| Supply current | $\mathrm{I}_{\mathrm{DD} 1}$ | Run mode 10 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 5 | 10 | mA |
|  |  | 3 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 2 | 5 |  |
|  | ${ }^{\text {DD2 }}$ | Idle mode 10 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 2 | 4 |  |
|  |  | 3 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 0.5 | 1.5 |  |
|  | $\mathrm{I}_{\mathrm{DD} 3}$ | Stop mode | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V} \\ \text { (LVR disable) } \\ \hline \end{array}$ | - | 0.1 | 5 | uA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V}$ <br> (LVR enable) |  | 100 | 200 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.6 \mathrm{~V}$ (LVR enable) |  | 30 | 60 |  |

NOTE: In STOP (IDD3), IDLE (I ${ }_{\mathrm{DD} 2}$ ) current, current by ADC module is not included.

Table 13-3. AC Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Interrupt input <br> low width | $\mathrm{t}_{\mathrm{INTL}}$ | $\mathrm{INTO}, \mathrm{INT} 1$ <br> $\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | - | 200 | - | ns |
| RESET input <br> low width | $\mathrm{t}_{\text {RSL }}$ | Input <br> $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | - | 1 | - | us |



Figure 13-1. Input Timing Measurement Points

Table 13-4. Oscillator Characteristics
$\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Oscillator | Clock Circuit | Test Condition | Min | Typ | Max | Unit |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Main crystal or <br> ceramic |  |  |  |  |  |  |  |

Table 13-5. Oscillation Stabilization Time
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to 5.5 V$)$

| Oscillator | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Main crystal | $\mathrm{f}_{\text {OSC }}>1.0 \mathrm{MHz}$ | - | - | 20 | ms |
| Main ceramic | Oscillation stabilization occurs when $\mathrm{V}_{\mathrm{DD}}$ is <br> equal to the minimum oscillator voltage range. | - | - | 10 | ms |
| External clock <br> (main system) | $\mathrm{X}_{\text {IN }}$ input high and low width ( $\mathrm{t}_{\mathrm{XH}}, \mathrm{t}_{\mathrm{XL}}$ ) | 25 | - | 500 | ns |
| Oscillator <br> stabilization | $\mathrm{t}_{\text {WAIT }}$ when released by a reset ${ }^{(1)}$ | - | $2^{16 / \mathrm{f}_{\mathrm{OSC}}}$ | - | ms |
| wait time | $\mathrm{t}_{\text {WAIT }}$ when released by an interrupt ${ }^{(2)}$ | - | - | - | ms |

## NOTES:

1. ${ }^{\mathrm{f}} \mathrm{OSC}$ is the oscillator frequency.
2. The duration of the oscillator stabilization wait time, ${ }^{\text {t WAIT, }}$, when it is released by an interrupt is determined by the settings in the basic timer control register, BTCON.

## SMMSUNG



Figure 13-2. Operating Voltage Range


Figure 13-3. Schmitt Trigger Input Characteristics Diagram

Table 13-6. Data Retention Supply Voltage in Stop Mode
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Data retention <br> supply voltage | $\mathrm{V}_{\text {DDDR }}$ | Stop mode | 2.0 | - | 5.5 | V |
| Data retention <br> supply current | $\mathrm{I}_{\mathrm{DDDR}}$ | Stop mode; $\mathrm{V}_{\text {DDDR }}=2.0 \mathrm{~V}$ | - | 0.1 | 5 | uA |

NOTE: Supply current does not include current drawn through internal pull-up resistors or external output current loads.


Figure 13-4. Stop Mode Release Timing When Initiated by a RESET

Table 13-7. A/D Converter Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total accuracy | - | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=5.12 \mathrm{~V} \\ & \mathrm{CPU} \text { clock }=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ | - | - | $\pm 3$ | LSB |
| Integral linearity error | ILE | " | - | - | $\pm 2$ |  |
| Differential linearity error | DLE | " | - | - | $\pm 1$ |  |
| Offset error of top | EOT | " | - | $\pm 1$ | $\pm 3$ |  |
| Offset error of bottom | EOB | " | - | $\pm 1$ | $\pm 2$ |  |
| Conversion time (1) | $\mathrm{t}_{\mathrm{CON}}$ | $\mathrm{f}_{\mathrm{OSC}}=10 \mathrm{MHz}$ | - | 20 | - | $\mu \mathrm{s}$ |
| Analog input voltage | $\mathrm{V}_{\text {IAN }}$ | - | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Analog input impedance | $\mathrm{R}_{\text {AN }}$ | - | 2 | - | - | $\mathrm{M} \Omega$ |
| Analog input current | $\mathrm{I}_{\text {ADIN }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Analog block current (2) | $\mathrm{I}_{\text {ADC }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 1 | 3 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 0.5 | 1.5 |  |
|  |  | $V_{D D}=5 \mathrm{~V}$ <br> power down mode | - | 100 | 500 | nA |

## NOTES:

1. "Conversion time" is the time required from the moment a conversion operation starts until it ends.
2. $\mathrm{I}_{\mathrm{ADC}}$ is operating current during $\mathrm{A} / \mathrm{D}$ conversion.

Table 13-8. LVR Circuit Characteristics
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low voltage reset | $\mathrm{V}_{\text {LVR }}$ | - | - | $\begin{aligned} & 2.3 \\ & 3.0 \\ & 3.9 \end{aligned}$ |  | V |
| LVR hysteresis voltage | $\mathrm{V}_{\mathrm{HYS}}$ |  | - | 0.3 | - | V |
| Power supply voltage rise time | $\mathrm{t}_{\mathrm{R}}$ |  | 10 |  | (note) | us |
| Power supply voltage off time | $\mathrm{t}_{\text {OFF }}$ |  | 0.5 |  |  | s |

NOTE: $2^{16 / f x}(=6.55 \mathrm{~ms}$ at $\mathrm{fx}=10 \mathrm{MHz}$ )


Figure 13-5. LVR Reset Timing

## 14

## MECHANICAL DATA

## OVERVIEW

The S3C9452/C9454 is available in a 20-pin DIP package (Samsung: 20-DIP-300A), a 20-pin SOP package (Samsung: 20-SOP-375), a 16-pin DIP package (Samsung: 16-DIP-300A). Package dimensions are shown in Figure 15-1, 15-2, and 15-3.

The S3C9442/C9444 is available in a 8-pin DIP package (SAMSUNG 8-DIP-300A), a 8-pin SOP package (SAMSUNG 8-SOP-225).
Package dimensions are shown in figure 14-4 and 14-5.


Figure 14-1. 20-DIP-300A Package Dimensions


NOTE: Dimensions are in millimeters.

Figure 14-2. 20-SOP-375 Package Dimensions


Figure 14-3. 16-DIP-300A Package Dimensions


Figure 14-4. 8-DIP-300 Package Dimensions


Figure 14-5. 8-SOP-225 Package Dimensions

## 15 S3F9444/F9454 MTP

## OVERVIEW

The S3F9444/F9454 single-chip CMOS microcontroller is the MTP (Multi Time Programmable) version of the S3C9442/C9444/C9452/C9454 microcontroller. It has an on-chip Flash ROM instead of masked ROM. The Flash ROM is accessed by serial data format.

The S3F9444/F9454 is fully compatible with the S3C9442/C9444/C9452/C9454, in function, in D.C. electrical characteristics, and in pin configuration. Because of its simple programming requirements, the S3F9444/F9454 is ideal for use as an evaluation chip for the S3C9442/C9444/C9452/C9454.


NOTE: The bolds indicate MTP pin name.

Figure 15-1. Pin Assignment Diagram (20-Pin Package)


NOTE: The bolds indicate MTP pin name.

Figure 15-2. Pin Assignment Diagram (16-Pin Package)


Figure 15-3. Pin Assignment Diagram (8-Pin Package)

Table 15-1. Descriptions of Pins Used to Read/Write the Flash ROM

| Main Chip <br> Pin Name | During Programming |  |  |  |
| :--- | :---: | :--- | :---: | :--- |
|  | Pin Name | Pin No. | I/O | Function |
| P0.1 | SDA | $18(20-\mathrm{pin})$ <br> $14(16-\mathrm{pin})$ | Serial data pin (output when reading, Input <br> when writing) Input and push-pull output port <br> can be assigned |  |
| P0.0 | SCL | $19(20-\mathrm{pin})$ <br> $15(16-\mathrm{pin})$ | I | Serial clock pin (input only pin) |
| RESET, P1.2 | $\mathrm{V}_{\mathrm{PP}}$ | 4 | I | Power supply pin for flash ROM cell writing <br> (indicates that MTP enters into the writing <br> mode). When 12.5 V is applied, MTP is in <br> writing mode and when 5 V is applied, <br> MTP is in reading mode. (Option) |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $20(20-\mathrm{pin}), 16(16-\mathrm{pin})$ <br> $1(20-\mathrm{pin}), 1(16-\mathrm{pin})$ | I | Logic power supply pin. |

Table 15-2. Comparison of S3F9444/F9454 and S3C9442/C9444/C9452/C9454 Features

| Characteristic | S3F9444/F9454 | S3C9442/C9444/C9452/C9454 |
| :--- | :---: | :---: |
| Program Memory | 4 Kbyte Flash ROM | $2 \mathrm{~K} / 4 \mathrm{~K}$ byte mask ROM |
| Operating Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 2.0 V to 5.5 V | 2.0 V to 5.5 V |
| OTP Programming Mode | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V}$ |  |
| Pin Configuration | $20 \mathrm{DIP/20} \mathrm{SOP/16} \mathrm{DIP/8} \mathrm{DIP/8} \mathrm{SOP}$ |  |
| EPROM Programmability | User Program multi time | Programmed at the factory |

## OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the $\mathrm{V}_{\mathrm{PP}}$ pin of the S3F9444/F9454 Flash ROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 15-3 below.

Table 15-3. Operating Mode Selection Criteria

| $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{P P}}$ | REG/MEM | Address <br> $(\mathbf{A 1 5}-\mathbf{A 0})$ | R/W | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 V | 5 V | 0 | 0000 H | 1 | Flash ROM read |
|  | 12.5 V | 0 | 0000 H | 0 | Flash ROM program |
|  | 12.5 V | 0 | 0000 H | 1 | Flash ROM verify |
|  | 12.5 V | 1 | $0 E 3 F H$ | 0 | Flash ROM read protection |

NOTE: "0" means Low level; "1" means High level.

## 16

## DEVELOPMENT TOOLS

## OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for S3C7, S3C9, S3C8 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

## SHINE

Samsung Host Interface for in-circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

## SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

## SASM86

The SASM86 is an relocatable assembler for Samsung's S3C9-series microcontrollers. The SASM86 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM86 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

## HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area upto the maximum ROM size of the target device automatically.

## TARGET BOARDS

Target boards are available for all S3C9-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.

## MTPs

Multi times programmable microcontrollers (MTPs) are under development for S3C9442/C9444/C9452/C9454 microcontroller.


Figure 16-1. SMDS Product Configuration (SMDS2+)

## TB9442/4/9452/4 TARGET BOARD

The TB9442/4/9452/4 target board is used for the S3C9442/C9444/C9452/C9454 microcontrollers. It is supported by the SMDS2+ development systems.


Figure 16-2. TB9442/4/9452/4 Target Board Configuration

## SAMSUNG

Table 16-1. Power Selection Settings for TB9442/4/9452/4


NOTE: The following symbol in the "To User_Vcc" Setting column indicates the electrical short (off) configuration:


## SMDS2+ Selection (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 16-2. The SMDS2+ Tool Selection Setting


Table 16-3. Using Single Header Pins as the Input Path for External Trigger Sources

| Target Board Part |  |
| :---: | :---: |
| External |  |
| Triggers |  |
| (O) Ch1 |  |
| Comments |  |
| External Trigger |  |
| Sources of the |  |
| Application System |  |



3EН. 7 3EН. 6 3EH. 5 3EH. 4 3EH. 3 3EH. 2 3FH. 1 3FH. 0

| ON | Low |
| :---: | :---: |
| OFF | High |

NOTE: About EVA chip, smart option is determined by DIP switch not software.

Figure 16-3. DIP Switch for Smart Option


Figure 16-4. 20-Pin Connector for TB9442/4/9452/4


Figure 16-5. S3C9442/C9444/C9452/C9454 Probe Adapter for 20-DIP Package

