

www.fairchildsemi.com

AN-6052 — Instructions for the Multi-Phase VR11 MathCad[®] Design Tool

Summary

This purpose of this application note is to assist design and optimization of the applicable devices to the meet critical dynamic performance requirements of multi-phase in VR implementations. This application note should be used in conjunction with the associated Mathcad[®] Design Tool, Revision 10/20/05. Please check with Fairchild Semiconductor for latest design tool and availability.

Applications

- Desktop PC / server processor power supplies for existing and next-generation Intel processors
- VRM modules

Note: Highlighted fields are required.

Related Devices

FAN5019, FAN5031, FAN5032, FAN5032B, FAN5033, FAN50FC3

Input Parameters

Vin := 12		Input voltage (V)
Vo := 1.20		Output voltage (V)
Iomax := 125		Max. output current (A)
η := 83%		Estimated converter efficiency at maximum load
$D := \frac{Vo}{Vin \eta}$	D = 0.120	Duty cycle
$fs := 300 10^3$		Per-phase switching frequency (Hz)
$Ts := \frac{1}{fs} \qquad Ts = 3.333 \times 1$	0^{-6}	Per-phase switching period
Np := 5		Number of phases
$\text{Ro} := \frac{\text{Vo}}{\text{Iomax}}$	$Ro = 9.600 \times 10^{-10}$	0^{-3}
Irms := Iomax $\sqrt{\frac{D}{Np} - D^2}$	Irms = 12.235	
Choose input capacitors bas	sed on this input	RMS current.
Select inductor peak-to-peal	c ripple current fi	rom 25% to 55%.
iripple := 33.5%		Per-phase inductor peak-to-peak ripple current percentage
Iripple := $\frac{\text{Iomax}}{\text{Np}} \cdot \text{iripple}$	Iripple = 8.375	Per-phase inductor peak-to-peak ripple current (A)
$L := \frac{(1 - D)}{fs} \cdot \frac{Vo \cdot Np}{Iomax iripple}$	L = 4.20	1×10^{-7}
$L_{\lambda} := 0.44 10^{-6}$		Per-phase inductance (at 0A load)
kL := 0.91		Inductor roll-off factor at maximum load

$L := \frac{L \cdot kL}{Np} \qquad L = 8.0$	08×10^{-8}	Equivalent Np phas	e inductance
$RL := 0.83 \cdot 10^{-3}$		Per-phase inductor s	series resistance (ohm)
$RL:=\frac{RL}{Np}$		Np phase equivalen	t inductor series resistance (ohm)
$C := 560 10^{-6}$		Enter single output	bulk capacitance (F)
Ncbulk := 10		Number of output b	ulk capacitors
$C := C \cdot Ncbulk$	$C = 5.600 \times 10^{-3}$	Np phase (total) out	put bulk capacitance (F)
$Rc := 5 \cdot 10^{-3}$		Single output bulk c	capacitor ESR (ohm)
$\underbrace{\text{Rc}}_{\text{Ncbulk}} = \frac{\text{Rc}}{\text{Ncbulk}}$	$Rc = 5.000 \times 10^{-4}$	Np phase equivalen	t output bulk capacitor ESR (ohm)
$C2 := 22 \cdot 10^{-6}$		Enter single output	ceramic capacitance (F)
Ncceramic := 18		Number of output c	eramic capacitors
$C2 := \frac{C2}{\text{Ncceramic}}$	$C2 = 1.222 \times 10^{-6}$	Np phase (total) out	put ceramic capacitance (F)
$Rc2 := 2 \cdot 10^{-3}$		Single output ceram	ic capacitor ESR (ohm)
$\frac{\text{Rc2}}{\text{Ncceramic}} = \frac{\text{Rc2}}{\text{Ncceramic}}$	$Rc2 = 1.111 \times 10^{-4}$	Np phase equivalen	t output ceramic capacitor ESR (ohm)
Ronbot := $2.5 \cdot 10^{-3}$		R _{dson} of equivalent b per phase)	bottom MOSFET (ohm) - (R_{dson} / # of bot FETs
$Ric := \frac{Ronbot}{Np}$	$Ric = 5.000 \times 10^{-4}$	Equivalent Np phas	e i balance sense resistance (ohm)
Gsw := 5		Switch amplifier ga	in
$Ri := \frac{Ronbot}{Np} \cdot Gsw$	$Ri = 2.500 \times 10^{-3}$	Equivalent Np phas	e current sense gain (ohm)
$Sn := \frac{(Vin - Vo)}{L} \cdot Ri$	$\mathrm{Sn} = 3.372 \times 10^5$	Sensed Np phase eq	uivalent inductor rising slope (V/s)
$Rramp := 274 10^3$		Input ramp resistant	ce (ohm) - See the Appendix for Rramp design
$Se(Iomax) := \frac{Vin - Vin}{Rramp + Vin}$	$\frac{1}{2} \cdot Vo}{Vo} \cdot \frac{0.2}{5 \cdot 10^{-12}} - Sn$		External ramp (V/s)
$Mc(Iomax) := 1 + \frac{Se(x)}{2}$	(Iomax) Sn Mc	(Iomax) = 4.642	External ramp parameter
$Fm(Iomax) := \frac{1}{(Sn + S)}$	$\frac{1}{\text{Ge}(\text{Iomax}))\cdot\text{Ts}}$ Fm	(Iomax) = 0.192	Modulator Gain
n := 600 i := 0 n			
min_:= 1000		Input Bode Plot star	t frequency (Hz)
$\max := 10^6$		Input Bode Plot end	frequency (Hz)

$$r := \ln\left(\frac{\max}{\min}\right)$$
 $s_i := \min e^{i\cdot \frac{r}{n}}$ $j := \sqrt{-1}$

Open-Loop Transfer Function Definition

sz1 :=
$$\frac{1}{\text{Rc}\cdot\text{C}}$$
 fz1 := $\frac{\text{sz1}}{2\cdot\pi}$ fz1 = 5.684× 10⁴
sz2 := $\frac{1}{\text{Rc}2\cdot\text{C2}}$ fz2 := $\frac{\text{sz2}}{2\cdot\pi}$ fz2 = 1.172× 10⁹
wo := $\frac{1}{\sqrt{\text{L}\cdot\text{C}}}$ fo := $\frac{\text{wo}}{2\cdot\pi}$ fo = 7.516× 10³
Q(Ro) := $\frac{1}{\text{wo}} \cdot \frac{1}{\left(\frac{\text{L}}{\text{Ro}}\right) + \text{C}\cdot\text{Rc}}$ Q(Ro) = 1.901

Output bulk capacitor ESR zero (Hz) Output ceramic capacitor ESR zero (Hz) Open-loop power stage double poles (Hz) Open-loop power stage damping factor

Open-Loop Control-to-Output Transfer Function F2(s)

Open-Loop Output Impedance Zp(s)

$$Zp(s, Ro) := \frac{RL \cdot (1 + s \cdot Rc \cdot C) \cdot (1 + s \cdot Rc2 \cdot C2) \cdot \left(1 + s \cdot \frac{L}{RL}\right)}{1 + s \cdot \left(Rc \cdot C + Rc2 \cdot C2 + \frac{L}{Ro}\right) + s^2 \cdot A(Ro) + s^3 \cdot B(Ro)}$$
$$magZp(i, Ro) := 20 \cdot \left(log\left(\left|Zp\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right)\right|\right)\right)$$
$$phaseZp(i, Ro) := angle\left(Re\left(Zp\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right)\right), Im\left(Zp\left(s_i \cdot j \cdot 2 \cdot \pi, Ro\right)\right)\right) \cdot \frac{180}{\pi}$$

Sampling Gain He(s)

$$Wn := \frac{\pi}{Ts} \qquad \qquad Qz := \frac{-2}{\pi}$$

$$He(s) := 1 + \frac{s}{Wn \cdot Qz} + \frac{s^2}{Wn^2}$$

 $\begin{aligned} Fi(s) &:= Ri \cdot He(s) \\ magFi(i) &:= 20 \cdot \left(log(\left| Fi(s_i \cdot j \cdot 2 \cdot \pi) \right|) \right) \\ phaseFi(i) &:= angle(Re(Fi(s_i \cdot j \cdot 2 \cdot \pi)), Im(Fi(s_i \cdot j \cdot 2 \cdot \pi))) \cdot \frac{180}{\pi} \end{aligned}$

Open-Loop Transfer Function: F5(s) = iL/io

$$F5(s, Ro) := \frac{1}{\left(\frac{1}{Rc + \frac{1}{s \cdot C}} + \frac{1}{Rc2 + \frac{1}{s \cdot C2}} + \frac{1}{Ro} + \frac{1}{s \cdot L + RL}\right)} \cdot \frac{1}{s \cdot L + RL}$$

$$magF5(i, Ro) := 20 \cdot \left(log(\left| F5(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right|) \right)$$

phaseF5(i,Ro) := angle(Re(F5(s_i \cdot j \cdot 2 \cdot \pi, Ro)), Im(F5(s_i \cdot j \cdot 2 \cdot \pi, Ro)))) \cdot \frac{180}{\pi} - 360

Open-Loop Control-to-Inductor Current Transfer Function: F4(s) = iL/d

$$F4(s, Ro) := Vin \frac{1}{s \cdot L + RL + \frac{1}{\frac{s \cdot C}{1 + s \cdot Rc \cdot C} + \frac{s \cdot C2}{1 + s \cdot Rc^2 \cdot C2} + \frac{1}{Ro}}}$$

$$magF4(i, Ro) := 20 \cdot \left(log(|F4(s_i \cdot j \cdot 2 \cdot \pi, Ro)||) \right)$$

 $phaseF4(i, Ro) := angle \left(Re \left(F4 \left(s_i \cdot j \cdot 2 \cdot \pi, Ro \right) \right), Im \left(F4 \left(s_i \cdot j \cdot 2 \cdot \pi, Ro \right) \right) \right) \cdot \frac{180}{\pi} - 0$

Voltage Compensator Gain Fv(s)

For most of applications using electrolytic-type dominant output capacitors, a 2-pole-1-zero compensator, consisting of R2, R3, C2, and C3 (as shown below), is sufficient to meet the VR dynamic requirements. A placeholder for a 3-pole-2-zero compensator is always recommended in the PCB layout to have flexibility to fine tune the VR performance.

For ceramic types of output capacitor dominant applications, a 3-pole-2-zero compensator is usually mandatory.

In this design example, electrolytic-type dominant output capacitors are used.

The compensator design adopts an interactive approach. In such a condition, the control design can be optimized through interactive tuning the compensator parameters through a few iterations.

As a good starting point, select the compensator zero to be around $1.5 \sim 3.5X$ open-loop, power-stage, double poles and select the high-frequency pole to be around $0.8 \sim 2.5X$ per phase switching frequency. The compensator high-frequency pole is placed to filter out high-frequency switching noise. It's not recommended to place it too close to the control bandwidth. Use the DC gain of ω I to adjust the control bandwidth.

Note that the compensator zero and DC gain are critical parameters that need to be fine-tuned interactively through a few iterations of this program.

fzc1 := $22 \cdot 10^{3}$ $\omega zc1 := 2 \cdot \pi \cdot fzc1$ fzc2 := $7.5 \cdot 10^{15}$ $\omega zc2 := 2 \cdot \pi \cdot fzc2$ fpc1 := $700 \cdot 10^{3}$ $\omega pc1 := 2 \cdot \pi \cdot fpc1$ fpc2 := $1 \cdot 10^{15}$ $\omega pc2 := 2\pi \cdot fpc2$ $\omega I := 2.068 \cdot 10^{6}$

Place the compensator zero to cancel the power stage pole $(1.5 \sim 3.5 \text{X} \text{ open loop power stage double poles})$ (Hz)

To cancel the power stage pole (Hz)

To be placed around $0.8 \sim 2.5$ X the per-phase switching frequency (Hz)

To cancel the lower power stage ESR zero (Hz)

Cross over frequency adjustment

$$Fv(s) := \frac{\omega I \cdot \left(1 + \frac{s}{\omega z c 1}\right) \cdot \left(1 + \frac{s}{\omega z c 2}\right)}{s \cdot \left(1 + \frac{s}{\omega p c 1}\right) \left(1 + \frac{s}{\omega p c 2}\right)}$$

Input the 1% feedback resistor (R_{fb}) first. Instructions of how to calculate R_{fb} can be found in the Appendix.

$$R2 := 1.24 \, 10^3$$

Input R2 (R_{fb} - 1% resistor) here (ohm). See the Appendix section for how to calculate R_{fb} .



Select the closed 1% resistors and NPO- or X7R-type capacitors as the compensator elements. If the calculated value is either less than 1pF or negative, these components are not necessary. It is a good practice to have at least 10pF capacitance for C2.

AN-6052 Select:



Current Loop Gain Ti & Voltage Loop Gain Tv

$$Ti(s, Ro) := Fm(Iomax) \cdot Fi(s) \cdot F4(s, Ro)$$

$$Tv(s, Ro) := Fm(Iomax) \cdot Fv(s) \cdot F2(s, Ro)$$

$$magTi(i, Ro) := 20 \cdot \left(log(\left| Ti(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right|) \right)$$

$$phaseTi(i, Ro) := angle(Re(Ti(s_i \cdot j \cdot 2 \cdot \pi, Ro)), Im(Ti(s_i \cdot j \cdot 2 \cdot \pi, Ro))) \cdot \frac{180}{\pi}$$

$$magTv(i, Ro) := 20 \cdot \left(log(\left| Tv(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right|) \right)$$

$$phaseTv(i, Ro) := angle(Re(Tv(s_i \cdot j \cdot 2 \cdot \pi, Ro))), Im(Tv(s_i \cdot j \cdot 2 \cdot \pi, Ro))) \cdot \frac{180}{\pi} - 360$$

6

APPLICATION NOTE

AN-6052

Overall Loop Gain T1

$$T1(s, Ro) := Tv(s, Ro) + Ti(s, Ro)$$

magT1(i, Ro) := 20 \left(log(|T1(s_i \cdot j \cdot 2 \cdot \pi, Ro) |) \right)
phaseT1 (i, Ro) := angle(Re(T1(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right), Im(T1(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right)) \cdot \frac{180}{\pi} - 180

Outer Loop Gain T2



T2 Phase Margin:

APPLICATION NOTE

Droop Loop Gain T_{drp}

Ridrp := RL

AN-6052

Droop current sense resistance = Inductor DCR / Number of Phase

Input the following droop amplifier component values for Rcs, Rph, and Ccs. Please see the Appendix for instructions of how to calculate component values.

$Rcs := 97.3 \cdot 10^3$	Input droop amplifier component value here (ohm)
$Rph := 82.5 \cdot 10^3$	Input droop amplifier component value here (ohm)
$\frac{Rph}{Np} := \frac{Rph}{Np}$	
$Ccs := 3.3 \cdot 10^{-9} + 1.5 \cdot 10^{-9}$	Droop amplifier component value (F)
$Fdrp(s) := \frac{\left(1 + s \cdot \frac{L}{RL}\right)}{1 + s \cdot Rcs \cdot Ccs} \cdot \frac{Rcs}{Rph}$	

To simplify the analysis, assume that the droop amplifier time constant Rcs*Ccs exactly matches the inductor time constant L/RL, allowing the above equation to be reduced to a simple gain.

 $Fdrp(s) := \frac{Rcs}{Rph}$ Tdrp(s,Ro) := F4(s,Ro)·Ridrp·Fdrp(s)·(1 + Fv(s))·Fm(Mc)

$$magTdrp(i, Ro) := 20 \cdot \left(log(\left| Tdrp(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right|) \right)$$

phaseTdrp (i, Ro) := angle(Re(Tdrp(s_i \cdot j \cdot 2 \cdot \pi, Ro)), Im(Tdrp(s_i \cdot j \cdot 2 \cdot \pi, Ro))) \cdot \frac{180}{\pi} - 360



Outer Loop Gain T3 (T2 with Droop Loop Closed)

$$T3(s, Ro) := \frac{Tv(s, Ro)}{1 + Ti(s, Ro) + Tdrp(s, Ro)} \cdot 1.0$$

magT3(i, Ro) := 20 \left(log(|T3(s_i \cdot j \cdot 2 \cdot \pi, Ro) |) \right)
phaseT3 (i, Ro) := angle(Re(T3(s_i \cdot j \cdot 2 \cdot \pi, Ro)), Im(T3(s_i \cdot j \cdot 2 \cdot \pi, Ro))) \cdot \frac{180}{\pi} - 180

The solid and dotted lines in the following picture represent closed outer loop gain at the maximum load and light load (= $V_{IN} / 12$ (A)) respectively.



If the compensator zero is properly placed, the closed outer loop gain, T3, looks like the following plot with -1 (-20dB/decade) slope. In this case, proceed and check the closed-loop output impedance plot in the following section to ensure good dynamic performance. Generally, there's no need for the closed outer loop bandwidth to be higher than the bulk capacitor ESR zero frequency.



If the compensator zero is placed too high, the following T3 behavior appears (left picture). The zero has to be moved to lower frequency. If the compensator zero is placed too low, the outer loop gain plot looks like the right picture and the zero has to be moved to higher frequency. Tune the zero placement until the closed outer loop gain has -1 (-20dB/decade) slope. Improper placement of the compensator zero can also affect the closed output impedance.



Closed-Loop Output Impedance with Droop ZocL

$$\begin{aligned} &ZocL(s,Ro) := \frac{Zp(s,Ro) \cdot (1 + Ti(s,Ro) + Tdrp(s,Ro)) + \frac{F2(s,Ro) \cdot F5(s,Ro) \cdot (Ti(s,Ro) + Tdrp(s,Ro))}{F4(s,Ro)}}{1 + Ti(s,Ro) + Tv(s,Ro) + Tdrp(s,Ro)} \\ &magZocL(i,Ro) := 20 \cdot \left(log(\left| ZocL(s_i \cdot j \cdot 2 \cdot \pi, Ro) \right| \right) \right) \\ &phaseZocL(i,Ro) := angle(Re(ZocL(s_i \cdot j \cdot 2 \cdot \pi, Ro)), Im(ZocL(s_i \cdot j \cdot 2 \cdot \pi, Ro)))) \cdot \frac{180}{\pi} - 0 \\ &phaseZocL(i,Ro) := \left| phaseZocL(i,Ro) & if phaseZocL(i,Ro) < 180 \\ &phaseZocL(i,Ro) := 0 \right) \\ &phaseZocL(i,Ro) = 0 \end{aligned}$$



The ideal magnitude of the closed-loop output impedance plot should be close to the following plot; constant impedance at low frequency and monotonic close to or above the closed-loop control bandwidth.



If the magnitude of the closed-loop output impedance has an upward bump as shown in the following left picture, the closed-loop control bandwidth is too low. As a result, during load transient response, the output voltage has delayed response, as shown in the below right picture. In such a case, go back to the voltage compensator section and increase the compensator DC gain to extend the control bandwidth until the monotonic-like output impedance plot is achieved.



If the magnitude of the closed-loop output impedance has a downward bump, as shown in the below left picture, the closed-loop control bandwidth is too high. During load transient response, the output voltage ends up with ringing back (which may violate the VR specifications), as shown in the below right picture. In this case, go back to the voltage compensator and decrease the compensator DC gain until the monotonic-like output impedance plot is achieved. Exercise the compensator zero placement and its DC gain in an interactive manner and run iterations until achieving satisfactory -1 (-20dB/decade) closed-loop outer-loop gain and monotonic-like closed-loop output impedance.

Change the input voltage to low and high lines and check the stability in these corner conditions. Minor adjustment / compromise may be necessary if there are problems at the high and low lines.



Once the paper design is complete, start a bench test. Before measuring the loop gain on bench, the following procedures and test items should be satisfied. Any of the following factors can shift or distort the outer-loop gain Bode plot. Please see the Appendix for the droop amplifier and its component designation.

- 1. Tune phase-current balance until the load current is roughly equally distributed among phases.
- 2. Tune the thermistor temperature compensation by trimming Rcs2 (in general) to ensure that the output voltage doesn't change at TDC and given airflow, if any, from the system.
- 3. Tune the load line slope to meet the VR specifications by trimming R_{ph} resistance.
- 4. Tune droop amplifier component C_{CS} to match the inductor and its DCR time constant.

With regard to Step 4, since the inductor time constant L/RL is long, tune the droop amplifier $R_{CS} * C_{CS}$ time constant through an electronic load instead of V_{TT}-type loads. Set the electronic load to constant current and dynamic mode with slew rate at 1A/us or above. Set the load step from light load to half of full load. Zoom in and monitor the output voltage response to the electronic load step changing. If the output has an overshoot to the load step change, increase the C_{CS} slightly. Similarly, if the output shows over-damped response, decrease the C_{CS} slightly. Since it's hard to justify the output response at over-damped conditions, to simplify the tuning, start with a small C_{CS} (under damped) and slightly increase it until critical damped response is observed. Since there are only limited standard capacitor values available, select a higher capacitor rather than a lower one if there has to be compromise. As long as the output has a critical damped response to a load step change, the C_{CS} is the correct value to use to match the L/RL time constant.

Inductor DCR Temperature Compensation

In FAN50xx VR design, the inductor winding is used as the current-sense element to program the load line. Since the copper resistance of the inductor winding (DCR) has a positive temperature coefficient of 0.39%/°C, it's necessary to compensate the DCR variation due to temperature change by using a thermistor to improve current sense and load line accuracy.

Due to the nonlinear nature of a NTC thermistor, resistors Rcs1 and Rcs2 are required to linearize the NTC thermistor resistance and produce the desired compensation strength.



Select a NTC to be used based on type and value. Start with a thermistor with a value close to R_{CS} . The NTC should have an initial tolerance of greater than 5%.

TC := 0.39%	
$R_{cs} := 100 \cdot 10^3$	Copper temperature coefficient
	Input desired Rcs resistance (ohm)

Based on the type of NTC selected, find its relative resistance value at two temperatures. The two temperatures recommended are 50°C and 90°C. Call these resistance values A (Rth(50°C)/Rth(25°C)) and B (Rth(90°C)/Rth(25°C)). Note that the NTC's relative value is always 1 at 25°C.

<u></u>	
<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	
$Rth := 100 \cdot 10^3$	Input an initial thermistor value at 25°C (ohm) (Panasonic, ERT-J1V V104J)
A:= 0.2954	A = Rth50/25
B := 0.05684	B = Rth90/25

Find the relative value of R_{CS} required for each of these temperatures.

$$r1 := \frac{1}{1 + TC \cdot (T1 - 25)} r1 = 0.911$$

$r2 := \frac{1}{1 + TC \cdot (T2 - 25)}$	r2 = 0.798	
$\operatorname{rcs2} := \frac{(A - B) \cdot r1 \cdot r2 - A \cdot (1 - B)}{A \cdot (1 - B) \cdot r1 - B \cdot (1 - A)}$	$\frac{\mathbf{r}\mathbf{r}^2 + \mathbf{B}\cdot(1-\mathbf{A})\cdot\mathbf{r}1}{\mathbf{A})\cdot\mathbf{r}2 - (\mathbf{A}-\mathbf{B})}$	Compute the relative value for Rcs2
rcs2 = 0.743		
$\operatorname{rcs1} := \frac{1 - A}{\frac{1}{1 - \operatorname{rcs2}} - \frac{A}{\operatorname{r1} - \operatorname{rcs2}}}$	rcs1 = 0.330	Compute the relative value for Rcs1
rth := $\frac{1}{\frac{1}{1 - \text{rcs}2} - \frac{1}{\text{rcs}1}}$	rth = 1.165	Compute the relative value for Rth
Rthc := rth \cdot Rcs Rth := 100 10 ³	Rthc = 1.165×10^5	Select an available thermistor at 25°C (ohm)
$k := \frac{Rth}{Rthc}$	k = 0.859	
$Rcs1 := Rcs \cdot k \cdot rcs1$		$Rcs1 = 2.837 \times 10^4$
$\operatorname{Rcs2} := \operatorname{Rcs} \cdot [(1 - k) + (k \cdot r c s 2)]$		$Rcs2 = 7.790 \times 10^4$
Select:		
$\frac{\text{Rcs1}}{\text{Rcs1}} = 28.7 \cdot 10^3$		Select the closest 1% resistor for Rcs1 (ohm)
$\frac{\text{Rcs2}}{\text{Rcs2}} = 75 \times 10^3$		Select the closest 1% resistor for Rcs2 (ohm)

Output Voltage Set-Point

AN-6052

Intel's specifications require that, at no load, the output voltage of the VR be offset to a lower value than the nominal voltage corresponding to the VID code. The offset is set by a constant current source flowing out of the FB pin (Ifb) and flowing through feedback resistor Rfb.

Ifb :=
$$15 \cdot 10^{-6}$$
Input desired amount of offset (V)Rfb := $19 \cdot 10^{-3}$ Input desired amount of offset (V)Rfb := $\frac{Vtob}{Ifb}$ Rfb = 1.267×10^{3} Calculated feedback resistance (ohm)Rfb := $1.24 \cdot 10^{3}$ Select the closest 1% resistor for Rfb (ohm)Droop Amplifier Component SelectionThermistor resistance at 25°C (ohm)Rth = 1.000×10^{5} Droop amplifier component (ohm)Rcs1 := $28.7 \cdot 10^{3}$ Droop amplifier component (ohm)Rcs2 := 75×10^{3} Droop amplifier component (ohm)Rcss := $\frac{Rth \cdot Rcs1}{Rth + Rcs1} + Rcs2$ Rcs = 9.730×10^{4}

14

$\underbrace{\text{Ccs}}_{\text{KKWW}} = \frac{\text{L}}{(\text{RL} \cdot 1.0) \cdot \text{Rcs}}$	$Ccs = 4.958 \times 10^{-9}$	
$\frac{\text{Ces}}{\text{Ces}} := 1.5 \cdot 10^{-9} + 3.3 \cdot 10^{-9}$		Select available NPO / X7R capacitors (F) Bench tuning determines the final capacitance to match inductor time constant
$\frac{\text{RLL}:=1.10^{-3}}{\text{RLL}:=1.10^{-3}}$		Load line slope (ohm)
$\frac{\text{Rph}}{\text{Rph}} = \text{RL} \cdot 1.0 \cdot \frac{\text{Rcs} \cdot \text{Np}}{\text{RLL}}$ $\frac{\text{Rph}}{\text{Rph}} = 82.5 \cdot 10^3$	$Rph = 8.076 \times 10^4$	Individual phase node resistor (ohm) Select 1% resistor (ohm)
Ramp Resistor Selection		

Vdac := 1.25

 $D_{\text{WW}} = \frac{\text{Vdac}}{12}$

Input DAC voltage somewhere in the middle of minimum and maximum set-points (V)

Input desired ramp peak-to-valley voltage at Vdac (V)

Vramp peak-to-valley voltage can be selected from a few hundred mV to a couple of volts. Vramp selection can be layout dependent. Select a small Vramp for a good PCB layout to enforce good phase current balance. If the PCB noise level is high, pick a relatively high Vramp for better signal-to-noise ratio, while compromising phase current balance performance slightly.

Vramp := 0.55

 $\operatorname{Rramp} := \frac{0.2 \cdot \operatorname{Vdac} \cdot (1 - D)}{\operatorname{fs} \cdot \operatorname{Vramp} 5 \cdot 10^{-12}}$ $\operatorname{Rramp} = 2.715 \times 10^{5}$ $\operatorname{Calculated ramp resistance (ohm)}$ $\operatorname{Rramp} := 274 \cdot 10^{3}$ $\operatorname{Select 1\% ramp resistor (ohm)}$

Once selecting a ramp resistor, verify Vramp at all operating conditions to make sure ramp peak-to-valley plus sensed phase current doesn't saturate the voltage error amplifier. Verify that it's not too low at the worst-case operation conditions as well.

Vdac= 1.25	Input DAC voltage around in the middle of min and max set-point (V)
$D_{\text{W}} := \frac{V \text{dac}}{V \text{in}}$	
$\frac{0.2 \cdot \text{Vdac} \cdot (1 - D)}{\text{Bramp fs} \cdot 5 \cdot 10^{-12}} = 0.545$	Vramp peak-to-valley voltage (V)
Vdac:= 1.6	Input the max DAC set-point (V)
$D_{\text{W}} := \frac{\text{Vdac}}{\text{Vin}}$	
$\frac{0.2 \cdot \text{Vdac} \cdot (1 - D)}{D} = 0.675$	Vramp peak-to-valley voltage at the max DAC set-point (V)
$\frac{\text{VinH} := 14}{\text{VinH} := 14}$	Enter the max input voltage (V)

 $\mathbf{D} := \frac{\mathrm{Vdac}}{\mathrm{VinH}}$ $\frac{0.2 \cdot \text{Vdac} \cdot (1 - \text{D})}{\text{Rramp fs} \cdot 5 \cdot 10^{-12}} = 0.690$

Vdac := 0.5

 $\mathbf{D} := \frac{\mathrm{Vdac}}{\mathrm{Vin}}$ $\frac{0.2 \cdot \text{Vdac} \cdot (1 - \text{D})}{\text{Rramp fs} \cdot 5 \cdot 10^{-12}} = 0.233$ VinL := 10 $\mathbf{D} := \frac{\mathrm{Vdac}}{\mathrm{VinL}}$

 $\frac{0.2 \cdot \text{Vdac} \cdot (1 - \text{D})}{\text{Rramp fs} \cdot 5 \cdot 10^{-12}} = 0.231$

Set the Clock Frequency (RT Selection)

 $RT := \frac{1}{Np \cdot fs \cdot 3.9 \cdot 10^{-12}} - 13 \cdot 10^{3}$ $RT = 1.579 \times 10^5$ $RT := 147 \cdot 10^3$

Current Limit (RiLimit Selection)

kocp := 130%

Iocp = 162.500Iocp := Iomax kocp

ViLimit = 1.7

RiLimit= 9.716×10^4 $RiLimit = ViLimit 2.5 \cdot 10^{3} \cdot \frac{Rph}{Np \cdot Rcs \cdot (RL \cdot 1.1) \cdot Iocp}$ RiLimit = 100 10 Select:1% OCP resistor (ohm)

Verify the design over worst cases to ensure no false trip condition exists over parameter distribution. Make sure there is enough head room for dynamic response.

ViLimit = 1.7 $\frac{\text{locp}}{\text{lomax}} = 1.263$ $\operatorname{Iocp} := \operatorname{ViLimit} 2 \cdot 5 \cdot 10^{3} \cdot \frac{\operatorname{Rph}}{\operatorname{Np} \cdot \operatorname{Rcs} \cdot (\operatorname{RL} \cdot 1.1) \cdot \operatorname{RiLimit}}$ Iocp = 157.877Min ViLimit (V) (refer to datasheet) ViLimit = 1.6 $\underbrace{\text{Locp}}_{i} := \text{ViLimit} 2 \cdot 5 \cdot 10^3 \cdot \frac{\text{Rph}}{\text{Np} \cdot \text{Rcs} \cdot (\text{RL} \cdot 1.1) \cdot \text{RiLimit}}$ $\frac{\text{locp}}{\text{lomax}} = 1.189$ Iocp = 148.590ViLimit=1.8 Max ViLimit (V) (refer to datasheet) $\operatorname{Locp} := \operatorname{ViLimit} 2 \cdot 5 \cdot 10^3 \cdot \frac{\operatorname{Rph}}{\operatorname{Np} \cdot \operatorname{Rcs} \cdot (\operatorname{RL} \cdot 1.1) \cdot \operatorname{RiLimit}}$ $\frac{\text{locp}}{\text{locp}} = 1.337$ Iocp = 167.164Iomax

Vramp peak-to-valley voltage at the maximum DAC set-point (V)

Input the minimum DAC set-point (V)

Vramp peak-to-valley voltage at the minimum DAC set-point (V)

Enter the minimum input voltage (V)

Vramp peak-to-valley voltage at the minimum DAC set-point (V)

Select 1% resistor (ohm)

Define the OCP threshold

Appendix B

Layout and Component Placement

The following guidelines are recommended for optimal performance of a switching regulator in a PC system.

General Recommendations

For good results, a PCB with at least four layers is recommended. This should allow the needed versatility for control circuitry interconnections with optimal placement, power planes for ground, input and output power, and wide interconnection traces in the remainder of the power delivery current paths. Keep in mind that each square unit of 1-ounce copper trace has a resistance of ~0.53m Ω at room temperature.

Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.

If critical signal lines (including output voltage sense lines) must cross through power circuitry; it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals at the expense of making signal ground a bit noisier.

An analog ground plane should be used around and under the part as a reference for the components associated with the controller. This plane should be tied to the nearest output decoupling capacitor ground and should not be tied to any other power circuitry to prevent power currents from flowing in it.

The components should be located close to the controller with short traces. The most important traces to keep short and away from other traces are the FB and CSSUM pins. The output capacitors should be connected as close as possible to the load (or connector); for example, a microprocessor core that receives the power. If the load is distributed, the capacitors should also be distributed and generally be in proportion to where the load tends to be more dynamic.

Avoid crossing any signal lines over the switching power path loop, described in the following section.

Power Circuitry Recommendations

The switching power path is the loop formed by the current path through the input capacitors and the power MOSFETs, including all interconnecting PCB traces and planes. Using short and wide interconnection traces is especially critical in this path for two reasons: it minimizes the inductance in the switching loop, which can cause high-energy ringing, and it accommodates the high current demand with minimal voltage loss.

The switching power path should be routed on the PCB to encompass the shortest possible length to minimize radiated switching noise energy (i.e., EMI) and conduction losses in the board. Failure to take proper precautions result in EMI problems for the entire PC system as well as noise-related operational problems in the power converter control circuitry.

Whenever a power dissipating component, such as a power MOSFET, is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons are improved current rating through the vias and improved thermal performance from vias extended to the opposite side of the PCB, where a plane can more readily transfer the heat to the air. Make a mirror image of any pad being used to heatsink the MOSFETs on the opposite side of the PCB to achieve the best thermal dissipation to the air around the board. To further improve thermal performance, use the largest possible pad area.

The output power path should also be routed to encompass a short distance. The output power path is formed by the current path through the inductor, the output capacitors, and the load.

For best EMI containment, a solid power ground plane should be used as one of the inner layers, extending fully under all the power components.

Signal Circuitry Recommendations

The output voltage is sensed and regulated between the FB and FBRTN pins, which connect to the signal ground at the load. To avoid differential mode noise pickup in the sensed signal, the loop area should be small. The FB and FBRTN traces should be routed adjacent to each other on top of the power ground plane back to the controller.

The feedback traces from the switch nodes should be connected as close as possible to the inductor. The CSREF signal should be connected to the output voltage at the nearest inductor to the controller.

References

FAN5029 datasheet, available at <u>http://www.fairchildsemi.com/pf/FA/FAN5029.html</u>

FAN5031 datasheet, available at <u>http://www.fairchildsemi.com/pf/FA/FAN5031.html</u>

FAN5032 datasheet, available at http://www.fairchildsemi.com/pf/FA/FAN5032.html

FAN5032B datasheet, available at <u>http://www.fairchildsemi.com/pf/FA/FAN5032b.html</u>

FAN5033 datasheet, available at http://www.fairchildsemi.com/pf/FA/FAN5033.html

FAN50FC3 datasheet, available at http://www.fairchildsemi.com/pf/FA/FAN50FC3.html

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.