



How to handle a IGBT

Singapore Representative Office

Information







How can we protect the gate?


Singapore Representative Office

Information





Singapore Representative Office




Gate Emitter Resistor


Norbert.Pluschke@Semikron.com




Zener-Diode



Schottky-Diode



MOSFET




Singapore Representative Office

Gate clamping

Norbert.Pluschke@Semikron.com






Singapore Representative Office

IGBT Gate protection


Norbert.Pluschke@Semikron.com





q IGBT modules are ESD sensitive devices.

u Thus they will delivered with a short circuit connection between **gate terminal** and **auxiliary emitter terminal**




è Remove this connection and handle the modules only when it is assured, that the environment is ESD proof

Singapore Representative Office

Table of Contents

Norbert.Pluschke@Semikron.com





How should we calculate the driver?

Singapore Representative Office

Proposal





q Which gate driver is suitable for the module SKM 200 GB 128D ?



SKM 200 GB 128 D

Absolute Maximum Ratings <small>T_{case} = 25 °C, unless otherwise specified</small>			
Symbol	Conditions	Values	Units
IGBT			
V _{CE(S)}	T _{case} = 25 (80) °C	1200	V
I _C	T _{case} = 25 (80) °C	285 (205)	A
I _{ERM}	T _{case} = 25 (80) °C, t _p = 1 ms	650 (470)	A
V _{CE(S)}		± 20	V
T _{stg} (T _{vj})	T _{operation} < T _{stg}	-40 ... +150 (125)	°C
V _{test}	AC, 1 min.	4000	V
Inverse Diode			
I _{RAV} = -I _C	T _{case} = 25 (80) °C	190 (130)	A
I _{RM}	T _{case} = 25 (80) °C, t _p < 1 ms	650 (470)	A
I _{TRM}	t _p = 10 ms; sin; T _j = 150 °C	1450	A
Freewheeling Diode			
I _{RAV} = -I _C	T _{case} = 25 (80) °C		A
I _{RM}	T _{case} = 25 (80) °C, t _p < 1 ms		A
I _{FRM}	t _p = 10 ms; sin; T _j = 150 °C		A

Characteristics <small>T_{case} = 25 °C, unless otherwise specified</small>					
Symbol	Conditions	min.	typ.	max.	Units
IGBT					
V _{CE(ON)}	V _{CE} = V _{CE} , I _C = 6 mA	4,5	5,5	6,45	V
I _{base}	V _{CE} = 0, V _{BE} = V _{base} , T _j = 25 (125) °C			1bd	mA
V _{CE(ON)}	T _j = 25 (125) °C		1,0 (0,0)	1,15	V
r _{BE}	V _{CE} = 15 V, T _j = 25 (125) °C		8,7 (9,3)	0,3(lbd)	mΩ
V _{CE(sat)}	I _C = 150 A, V _{BE} = 15 V, chip level		2,0 (2,3)	2,4	V
C _{int}			13		nF
C _{int}	V _{CE} = 0, V _{BE} = 25 V, f = 1 MHz		2		nF
C _{ext}			2		nF
L _{int}					nF

SEMISTRANS™ M
SPT IGBT Module

SKM 200 GB 128 D

Preliminary Data



SEMISTRANS 3



GB


Features

Design parameters:

f_{sw} = 10 kHz

R_g = 7 W

Singapore Representative Office



Example for design parameters



q The suitable gate driver must provide the required

- è Gate charge (Q_G)
- è Average current (I_{outAV})
- è Gate pulse current ($I_{g.pulse}$)

at the applied switching frequency (f_{sw})



Demands for the gate driver



- q Gate charge (Q_G) can be determined from fig. 6 of the SEMITRANS data sheet

The typical turn-on and turn-off voltage of the gate driver is

$$V_{GG+} = +15V$$

$$V_{GG-} = -8V$$

P $Q_G = 1390nC$




Fig. 6 Typ. gate charge characteristic

Singapore Representative Office



Determination of Gate Charge



q Calculation of average current:

$$I_{\text{outAV}} = P / DU \quad DU = +U_g - (-U_g)$$

$$\text{with } P = E * f_{\text{sw}} = Q_G * DU * f_{\text{sw}}$$

$$\begin{aligned} P I_{\text{outAV}} &= Q_G * f_{\text{sw}} \\ &= 1390\text{nC} * 10\text{kHz} = 13.9\text{mA} \end{aligned}$$

Singapore Representative Office



Calculation of the average current



q Examination of the peak gate current with minimum gate resistance

è E.g. $R_{G.on} = R_{G.off} = 7\Omega$

è $I_{g,puls} \approx DU / R_G = 23V / 7\Omega = 2.3A$

Calculation of the peak gate current





q P_{tot} – Gate resistor

$$P_{\text{tot Gate resistor}} = I_{\text{out AV}} \times DU$$

u More information:

The problem occurs when the user forgets about the peak power rating of the gate resistor.

The peak power rating of many "ordinary" SMD resistors is quite small. There are SMD resistors available with higher peak power ratings. For example, if you take an SKD driver apart, you will see that the gate resistors are in a different SMD package to all the other resistors (except one or two other places that also need high peak power). The problem was less obvious with through hole components simply because the resistors were physically bigger.

The Philips resistor data book has a good section on peak power ratings.

Power explication of the Gate Resistor





- q The absolute maximum ratings of the suitable gate driver must be equal or higher than the applied and calculated values
 - è Gate charge $Q_G = 1390\text{nC}$
 - è Average current $I_{\text{outAV}} = 13,9\text{mA}$
 - è Peak gate current $I_{\text{g.pulse}} = 2.3\text{A}$
 - è Switching frequency $f_{\text{sw}} = 10\text{kHz}$
 - è Collector Emitter voltage $V_{\text{CE}} = 1200\text{V}$
- è Number of driver channels: 2 (GB module)
 - è dual driver



Choice of the suitable gate driver



q According to the applied and calculated values, the driver e. g. **SKHI 22A** is able to drive **SKM200GB128D**

Absolute Maximum Ratings			
Symbol	Term	Values	Units
V _S	Supply voltage prim.	18	V
V _{iH}	Input signal volt. (High)	V _S + 0,3	V
	SKHIxxA	5 + 0,3	V
	SKHI22B		
I _{outPEAK}	Output peak current	8	A
I _{outAVmax}	Output average current	40	mA
f _{max}	max. switching frequency	50	kHz
V _{CE}	Collector emitter voltage sense across the IGBT	1700	V
dv/dt	Rate of rise and fall of voltage secondary to primary side	50	kV/μs
V _{isolIO}	Isolation test voltage	2500	V _{ac}
	Standard input-output (1 min.AC)	4000	V _{ac}
	Version „H4"		
V _{isol12}	Isolation test voltage output 1 - output 2 (1 min.AC)	1500	V
R _{Gonmin}	Minimum rating for R _{Gon}	3	Ω
R _{Goffmin}	Minimum rating for R _{Goff}	3	Ω
Q _{out/pulse}	Max. rating for output charge per pulse	4 ¹⁾	μC
T _{op}	Operating temperature	- 40... + 85	°C
T _{stg}	Storage temperature	- 40... + 85	°C

Calculated and applied values:

q $I_{g,pulse} = 2.3A$
@ $R_g = 7W$

q $I_{outAV} = 13.9mA$


q $f_{sw} = 10kHz$

q $V_{CE} = 1200V$

q $Q_G = 1390nC$

Singapore Representative Office

Comparison with the parameters in the driver data sheet







Influence of dead time


Singapore Representative Office

consideration





Dead time of logic and IGBTs terminals



Singapore Representative Office

Dead time

Norbert.Pluschke@Semikron.com





q Example:

u Dead time = 3 us logic level

| Turn on delay 1 us

| Turn off delay 2.5 us

– Real dead time: $3\text{us} - (2.5\text{us} - 1\text{us}) = 1.5\text{ us}$

Singapore Representative Office

Dead time explanation

Norbert.Pluschke@Semikron.com



19 / 5



Influence of the stray inductance

Singapore Representative Office

Explanation





q Why low inductive DC-link design?

- u Due to stray inductances in the DC link, voltage overshoots occur during switch off of the IGBT:


$$V_{overshoot} = L_{stray} \cdot \frac{di}{dt}$$

- u These voltage overshoots may destroy the IGBT module because they are added to the DC-link voltage and may lead to $V_{CE} > V_{CEmax}$

$$V_{CE} = V_{overshoot} + V_{DC-link}$$

- è With low inductive DC-Link design (small L_{stray}) these voltage overshoots can be reduced significantly.






Singapore Representative Office



Parasitic Elements in a Commutation Circuit

Norbert.Pluschke@Semikron.com





What means: stray inductance?

Norbert.Pluschke@Semikron.com




Over voltage by a IGBT modules on the terminals



Voltage drop because of the stray inductance


Turn on and turn off







decrease the Inductance





Decrease the Inductance




WARUM IST DIES BESSER?

Decrease the Inductance

Norbert.Pluschke@Semikron.com

Singapore Representative Office






Singapore Representative Office

Decrease the Inductance


Norbert.Pluschke@Semikron.com





$$\Delta V = L \cdot \frac{di}{dt}$$

..... DAS NOCH VERBESSERT WERDEN KANN



$$\Delta V = \frac{1}{3} L \cdot \frac{di}{dt}$$


DURCH PARALLELE KOMPONENTEN

Decrease the Inductance






- q For paralleling standard modules a minimum requirement is DC-link design with two paralleled bars




Singapore Representative Office


Low Inductance DC-link Design

Norbert.Pluschke@Semikron.com







4,56 nH



5,55 nH



4,42 nH



3,62 nH

Singapore Representative Office

Influence of +/- terminal structure


Norbert.Pluschke@Semikron.com





q Comparison of different designs

- u Two capacitors in series
- u Two serial capacitors in parallel




Singapore Representative Office

Low inductance DC-link design

Norbert.Pluschke@Semikron.com





Singapore Representative Office



Low Inductance DC-link Design

Norbert.Pluschke@Semikron.com



q Also the capacitors have to be decided

- u Capacitors with different internal stray inductance are available
- u Choose a capacitor with very low stray inductance!

$L_{\text{stray}} = ?$

Ask your supplier!



Singapore Representative Office

Low inductance DC-link capacitors

Norbert.Pluschke@Semikron.com






Snubbers

Singapore Representative Office

Explanation





q Why use a snubber capacitor?

- Due to stray inductances in the DC link, voltage overshoots occur during switch off of the IGBT:

$$V_{overshoot} = L_{stray} \cdot \frac{di}{dt}$$

- These voltage overshoots may destroy the IGBT module because they are added to the DC-link voltage and may lead to $V_{CE} > V_{CEmax}$

$$V_{CE} = V_{overshoot} + V_{DC-link}$$


- The snubber capacitor works as a low pass filter and “takes over” the voltage overshoot



Motivation



- q But still: the snubber capacitor needs to be optimised
 - u The wrong snubber does not reduce the **voltage overshoots**
 - u Together with the stray inductance of the DC-link **oscillations** can occur



Singapore Representative Office



Not sufficient snubber capacitors

Norbert.Pluschke@Semikron.com



q These capacitors did not work satisfactory as snubber:



Singapore Representative Office


Not sufficient snubber capacitors

Norbert.Pluschke@Semikron.com





- q From different suppliers different snubber capacitors are available.
- q In a “trial and error” process the optimum can be find, based on measurements.



Available snubber capacitors






q After optimisation:

- u Significantly **reduced voltage overshoots**
- u **No oscillations**

IGBT switch off
(raise of V_{CE})
after optimisation
Voltage overshoot
No oscillation



Singapore Representative Office




Optimal snubber capacitor

Norbert.Pluschke@Semikron.com





Basic Circuit




Singapore Representative Office

Snubber networks to reduce over voltage

Norbert.Pluschke@Semikron.com





$$\Delta V_1 = L_S \times di/dt$$

Where:

L_S = Parasitic Snubber Inductance

di/dt = Turn-off or diode recovery di/dt

$$1/2 L_B i^2 = 1/2 C \Delta V_2^2$$

Where:

L_B = Parasitic Bus Inductance

i = Operating Current

C = Value of Snubber Capacitor

ΔV_2 = Peak Snubber Voltage

$$C = L_B i^2 \div \Delta V_2^2$$

Calculation of a snubber capacitor

