



Singapore Representative Office



1 / 5

How to handle a IGBT

Information




How can we protect the gate?


Information



2 / 5



Singapore Representative Office




Gate Emitter Resistor


Norbert.Pluschke@Semikron.com




Zener-Diode




Schottky-Diode



MOSFET




Singapore Representative Office



Gate clamping

Norbert.Pluschke@Semikron.com



Singapore Representative Office




IGBT Gate protection

Norbert.Pluschke@Semikron.com



q IGBT modules are ESD sensitive devices.

- u** Thus they will delivered with a short circuit connection between **gate terminal** and **auxiliary emitter terminal**



- è** Remove this connection and handle the modules only when it is assured, that the environment is ESD proof

Singapore Representative Office




Table of Contents

Norbert.Pluschke@Semikron.com

6 / 5



Singapore Representative Office



How should we calculate the driver?

Proposal



q Which gate driver is suitable for the module SKM 200 GB 128D ?

SKM 200 GB 128 D

SEMIKRON

Absolute Maximum Ratings		$T_{J\max} = 25 \text{ }^{\circ}\text{C}$, unless otherwise specified		
Symbol	Conditions	Values		Units
IGBT				
V_{GTO}	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}$	1200	V	
I_{GTO}	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}, t_g < 1 \text{ ms}$	285 (205)	A	
V_{GDS}		650 (470)	A	
$T_{GS} \text{ (T}_th\text{)}$	$T_{J\max} \leq T_{GS}$	t 20	V	
V_{Burst}		-40 ... +150 (125)	°C	
	AC, 1 min.	4000	V	
Inverse Diode				
$I_{FWD} = -I_G$	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}$	120 (130)	A	
I_{FWD}	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}, t_g < 1 \text{ ms}$	850 (470)	A	
t_{RSD}	$t_g = 10 \text{ ms}; \sin \beta; T_J = 150 \text{ }^{\circ}\text{C}$	1450	A	
Freewheeling Diode				
$I_{FWD} = -I_G$	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}$		A	
I_{FWD}	$T_{J\max} = 25 \text{ (80) }^{\circ}\text{C}, t_g < 1 \text{ ms}$		A	
t_{RSD}	$t_g = 10 \text{ ms}; \sin \beta; T_J = 150 \text{ }^{\circ}\text{C}$		A	


SEMITRANS™ M
SPT IGBT Module

SKM 200 GB 128 D

Preliminary Data



SEMITRANS 3



Features

Characteristics		$T_{J\max} = 25 \text{ }^{\circ}\text{C}$, unless otherwise specified			
Symbol	Conditions	min.	typ.	max.	Units
IGBT					
$V_{CE(on)}$	$V_{CE} = V_{GS}, I_C = 6 \text{ mA}$	4,9	5,5	6,45	V
I_{GTO}	$V_{CE} = 0, V_{GS} = V_{GS(on)}, T_J = 25 \text{ (125) }^{\circ}\text{C}$			1bd	mA
$V_{CE(on)}$	$T_J = 25 \text{ (125) }^{\circ}\text{C}$		1,0 (0,9)	1,15	V
I_{CE}	$V_{CE} = 15 \text{ V}, T_J = 25 \text{ (125) }^{\circ}\text{C}$		6,7 (9,3)	0,3 (bd)	mΩ
$V_{GDS(on)}$	$I_D = 150 \text{ A}, V_{GS} = 15 \text{ V, chip level}$	2,0 (2,3)	2,4		V
C_{oss}			13		nF
C_{oss}	$V_{CE} = 0, V_{GS} = 25 \text{ V}, f = 1 \text{ MHz}$		2		nF
C_{oss}			2		nC
L_{CE}					

Design parameters:

$f_{sw} = 10 \text{ kHz}$

$R_g = 7 \text{ W}$

Singapore Representative Office



Example for design parameters

Norbert.Pluschke@Semikron.com



q The suitable gate driver must provide the required

- e Gate charge (Q_G)
- e Average current (I_{outAV})
- e Gate pulse current ($I_{g,pulse}$)

at the applied switching frequency (f_{sw})

Singapore Representative Office



9 / 5

Demands for the gate driver

Norbert.Pluschke@Semikron.com



- Gate charge (Q_G) can be determined from fig. 6 of the SEMITRANS data sheet

The typical turn-on and turn-off voltage of the gate driver is

$$V_{GG+} = +15V$$

$$V_{GG-} = -8V$$

$$\text{P } Q_G = 1390\text{nC}$$





Fig. 6 Typ. gate charge characteristic

Singapore Representative Office



Determination of Gate Charge

Norbert.Pluschke@Semikron.com



q Calculation of average current:

$$I_{outAV} = P / DU \quad DU = +Ug - (-Ug)$$

$$\text{with } P = E * f_{sw} = Q_G * DU * f_{sw}$$

$$\begin{aligned} P \quad I_{outAV} &= Q_G * f_{sw} \\ &= 1390\text{nC} * 10\text{kHz} = 13.9\text{mA} \end{aligned}$$

Singapore Representative Office



Calculation of the average current

Norbert.Pluschke@Semikron.com




- q Examination of the peak gate current with minimum gate resistance

e.g. $R_{G.on} = R_{G.off} = 7W$

e $I_{g.puls} \approx DU / R_G = 23V / 7W = 2.3A$

Singapore Representative Office



Calculation of the peak gate current

Norbert.Pluschke@Semikron.com



q P_{tot} – Gate resistor

u **P_{tot} Gate resistor = I_{out AV} x DU**

u **More information:**

The problem occurs when the user forgets about the peak power rating of the gate resistor.

The peak power rating of many "ordinary" SMD resistors is quite small. There are SMD resistors available with higher peak power ratings. For example, if you take an SKD driver apart, you will see that the gate resistors are in a different SMD package to all the other resistors (except one or two other places that also need high peak power). The problem was less obvious with through hole components simply because the resistors were physically bigger.

The Philips resistor data book has a good section on peak power ratings.



Power explication of the Gate Resistor

Norbert.Pluschke@Semikron.com



- q The absolute maximum ratings of the suitable gate driver must be equal or higher than the applied and calculated values
 - è Gate charge $Q_G = 1390\text{nC}$
 - è Average current $I_{outAV} = 13,9\text{mA}$
 - è Peak gate current $I_{g.pulse} = 2.3\text{A}$
 - è Switching frequency $f_{sw} = 10\text{kHz}$
 - è Collector Emitter voltage $V_{CE} = 1200\text{V}$
 - è Number of driver channels: 2 (GB module)
 - è dual driver

Singapore Representative Office



Choice of the suitable gate driver

Norbert.Pluschke@Semikron.com



- q According to the applied and calculated values, the driver e. g. SKHI 22A is able to drive SKM200GB128D

Absolute Maximum Ratings

Symbol	Term	Values	Units
V_S	Supply voltage prim.	18	V
V_{IH}	Input signal volt. (High) SKHlx2A	$V_S + 0,3$	V
	SKHI22B	$5 + 0,3$	V
$I_{outPEAK}$	Output peak current	8	A
$I_{outAVmax}$	Output average current	40	mA
f_{max}	max. switching frequency	50	kHz
V_{CE}	Collector emitter voltage sense across the IGBT	1700	V
dv/dt	Rate of rise and fall of voltage secondary to primary side	50	kV/μs
V_{isolIO}	Isolation test voltage Standard input-output (1 min.AC) Version „H4“	2500 4000	Vac Vac
V_{isol12}	Isolation test voltage output 1 - output 2 (1 min.AC)	1500	V
R_{Gonmin}	Minimum rating for R_{Gon}	3	Ω
$R_{Goffmin}$	Minimum rating for R_{Goff}	3	Ω
$ Q_{out/pulse} $	Max. rating for output charge per pulse	4 ¹⁾	uC
T_{op}	Operating temperature	- 40... + 85	°C
T_{stg}	Storage temperature	- 40... + 85	°C

Calculated and applied values:

- q $I_{g.pulse} = 2.3A$ @ $R_g = 7W$
- q $I_{outAV} = 13.9mA$
- q $f_{sw} = 10kHz$
- q $V_{CE} = 1200V$
- q $Q_G = 1390nC$

Singapore Representative Office



Comparison with the parameters in the driver data sheet

Norbert.Pluschke@Semikron.com



Influence of dead time


consideration

Singapore Representative Office






Singapore Representative Office





Dead time of logic and IGBTs terminals

Norbert.Pluschke@Semikron.com





Singapore Representative Office



Dead time

Norbert.Pluschke@Semikron.com



q Example:

u Dead time = 3 us logic level

- | Turn on delay 1 us
- | Turn off delay 2.5 us

– Real dead time: $3\text{us} - (2.5\text{us}-1\text{us}) = 1.5 \text{ us}$

Singapore Representative Office



19 / 5

Dead time explanation

Norbert.Pluschke@Semikron.com



Influence of the stray inductance

Explanation

Singapore Representative Office



20 / 5



q Why low inductive DC-link design?

- u Due to stray inductances in the DC link, voltage overshoots occur during switch off of the IGBT:

$$v_{overshoot} = L_{stray} \cdot \frac{di}{dt}$$

- u These voltage overshoots may destroy the IGBT module because they are added to the DC-link voltage and may lead to $V_{CE} > V_{CEmax}$

$$V_{CE} = v_{overshoot} + v_{DC-link}$$

- è With low inductive DC-Link design (small L_{stray}) these voltage overshoots can be reduced significantly.

Singapore Representative Office




Motivation

Norbert.Pluschke@Semikron.com





Singapore Representative Office



Parasitic Elements in a Commutation Circuit

Norbert.Pluschke@Semikron.com





Singapore Representative Office



What means: stray inductance?


Norbert.Pluschke@Semikron.com




Singapore Representative Office



24 / 5




Voltage drop because of the stray inductance




Over voltage by a IGBT modules on the terminals

Turn on and turn off

Norbert.Pluschke@Semikron.com




Singapore Representative Office




decrease the Inductance

Norbert.Pluschke@Semikron.com




Singapore Representative Office



Decrease the Inductance

Norbert.Pluschke@Semikron.com




WARUM IST DIES BESSER?

Singapore Representative Office




Decrease the Inductance

Norbert.Pluschke@Semikron.com




Singapore Representative Office



Decrease the Inductance

Norbert.Pluschke@Semikron.com



$$\Delta V = L \cdot \frac{di}{dt}$$

..... DAS NOCH VERBESSERT WERDEN KANN



$$\Delta V = \frac{1}{3} L \cdot \frac{di}{dt}$$

DURCH PARALLELE KOMPONENTEN


Singapore Representative Office



Decrease the Inductance

Norbert.Pluschke@Semikron.com

- q For paralleling standard modules a minimum requirement is DC-link design with two paralleled bars




Singapore Representative Office




30 / 5

Low Inductance DC-link Design


Norbert.Pluschke@Semikron.com




4,56 nH



5,55 nH




4,42 nH



3,62 nH

Singapore Representative Office



Influence of +/- terminal structure


Norbert.Pluschke@Semikron.com




q Comparison of different designs

- u Two capacitors in series
- u Two serial capacitors in parallel

Typical solution



Low inductive solution




Singapore Representative Office




Low inductance DC-link design

Norbert.Pluschke@Semikron.com



Singapore Representative Office



Low Inductance DC-link Design

Norbert.Pluschke@Semikron.com



q Also the capacitors have to be decided


- u Capacitors with different internal stray inductance are available
- u Choose a capacitor with very low stray inductance!

$$L_{\text{stray}} = ?$$

Ask your supplier!



Singapore Representative Office



Low inductance DC-link capacitors

Norbert.Pluschke@Semikron.com



Snubbers

Explanation

Singapore Representative Office



35 / 5



q Why use a snubber capacitor?

- u Due to stray inductances in the DC link, voltage overshoots occur during switch off of the IGBT:

$$v_{overshoot} = L_{stray} \cdot \frac{di}{dt}$$

- u These voltage overshoots may destroy the IGBT module because they are added to the DC-link voltage and may lead to $V_{CE} > V_{CEmax}$

$$V_{CE} = v_{overshoot} + v_{DC-link}$$

- è The snubber capacitor works as a low pass filter and “takes over” the voltage overshoot

Singapore Representative Office




36 / 5


Motivation

Norbert.Pluschke@Semikron.com

- q But still: the snubber capacitor needs to be optimised
 - u The wrong snubber does not reduce the **voltage overshoots**
 - u Together with the stray inductance of the DC-link **oscillations** can occur



Singapore Representative Office




Not sufficient snubber capacitors

Norbert.Pluschke@Semikron.com

q These capacitors did not work satisfactory as snubber:



Singapore Representative Office




Not sufficient snubber capacitors

Norbert.Pluschke@Semikron.com



- q From different suppliers different snubber capacitors are available.
- q In a “trial and error” process the optimum can be find, based on measurements.



Singapore Representative Office



Available snubber capacitors


Norbert.Pluschke@Semikron.com



q After optimisation:

- u Significantly reduced voltage overshoots
- u No oscillations

IGBT switch off
(raise of V_{CE})
after optimisation
Voltage overshoot
No oscillation




Singapore Representative Office



Optimal snubber capacitor

Norbert.Pluschke@Semikron.com




Singapore Representative Office



Snubber networks to reduce over voltage

Norbert.Pluschke@Semikron.com



$$\frac{1}{2} L_B i^2 = \frac{1}{2} C \Delta V_2^2$$

Where:

L_B = Parasitic Bus Inductance

i = Operating Current

C = Value of Snubber Capacitor

ΔV_2 = Peak Snubber Voltage

$$\Delta V_1 = L_S \times di/dt$$

Where:

L_S = Parasitic Snubber Inductance

di/dt = Turn-off or diode recovery di/dt

$$C = \frac{L_B i^2 + \Delta V_2^2}{2}$$

Singapore Representative Office



Calculation of a snubber capacitor

Norbert.Pluschke@Semikron.com