

5/4/2008

Green-Mode PWM Controller with Integrated Protections

Rev. 01

General Description

The LD7535M/LD7535N are low cost, low startup current, current mode PWM controllers with green-mode power-saving operation. The integrated functions include the leading-edge blanking of the current sensing, internal slope compensation and the tiny package of SOT-26. They provide the users a superior AC/DC power application of higher efficiency, low external component counts, and lower cost solution.

Furthermore, LD7535M/LD7535N feature more protections like OLP (Over Load Protection) and OVP (Over Voltage Protection) to eliminate the external protection circuits. And to satisfy different designs, 2 versions of OVP levels are implemented as ---

- LD7535M --- 28.0V ± 2.0V.
- LD7535N --- 21.0V ± 2.0V.


Features

- High-Voltage CMOS Process with Excellent ESD protection
- Very Low Startup Current (<30μA)
- Current Mode Control
- Non-audible-noise Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Programmable Switching Frequency
- Internal Slope Compensation
- OVP (Over Voltage Protection) on Vcc Pin
- OLP (Over Load Protection)
- 300mA Driving Capability

Applications

- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply
- 384X Replacement


Typical Application





Pin Configuration (LD7535M)

DIP-8 (TOP VIEW)




YY, Y: Year code (D: 2004, E: 2005....)

WW, W: Week code

1 : LD75..(M) (Product family code)

: Production code

SOT-26 (TOP VIEW)



The PB free package is identified in embossed font, while Green Compound package in normal print.

Pin Configuration (LD7535N)

DIP-8 (TOP VIEW)




YY, Y: Year code (D: 2004, E: 2005.....)

WW, W: Week code

2 : LD75..(N) (Product family code)

: Production code

SOT-26 (TOP VIEW)



The PB free package is identified in embossed font, while Green Compound package in normal print.



Ordering Information


Part number	Package		TOP MARK	Shipping
LD7535M BL	SOT-26	PB Free	YW1/35	3000 /tape & reel
LD7535M BN	DIP-8	PB Free	LD7535MBN	3600 /tube /Carton
LD7535M GL	SOT-26	Green Package	YW1/35	3000 /tape & reel
LD7535N BL	SOT-26	PB Free	YW2/35	3000 /tape & reel
LD7535N BN	DIP-8	PB Free	LD7535NBN	3600 /tube /Carton
LD7535N GL	SOT-26	Green Package	YW2/35	3000 /tape & reel

The LD7535M and LD7535N are ROHS compliant/ Green Package

Pin Descriptions

PIN (SOT-26)	PIN (DIP-8)	NAME	FUNCTION	
1	8	GND	Ground	
2	7	COMP	Voltage feedback pin (same as the COMP pin in UC384X), By connecting a photo-coupler to close the control loop and achieve the regulation.	
3	5	RT	This pin is to program the switching frequency. By connecting a resistor to ground to set the switching frequency.	
4	4	cs	CS Current sense pin, connect to sense the MOSFET current	
5	2	VCC	Supply voltage pin	
6	1	OUT	Gate drive output to drive the external MOSFET	





* Note: OLP delay is 60mS when the switching frequency is set as 65KHz.

The OLP delay time is proportional to the period of switching cycle.

That is,
$$T_{OLP_delay} \propto T_S = \frac{1}{f_S}$$
.



Absolute Maximum Ratings

Supply Voltage VCC	30V
COMP, RT, CS	-0.3 ~7V
Junction Temperature	150°C
Operating Ambient Temperature	-20°C to 85°C
Storage Temperature Range	-60°C to 150°C
Package Thermal Resistance (SOT-26)	250°C/W
Package Thermal Resistance (DIP-8)	100°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C)	250mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	650mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model	2.5KV
ESD Voltage Protection, Machine Model	250V
Gate Output Current_	300mA

Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions

Item	Min.	Max.	Unit
Supply Voltage Vcc (LD7535M)	11	25	V
Supply Voltage Vcc (LD7535N)	11	18	V
Switching Frequency	50	130	KHz
Startup Resistor Value	1.2	4.4	MΩ




Electrical Characteristics

 $(T_A = +25^{\circ}C \text{ unless otherwise stated}, V_{CC}=15.0V)$


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (Vcc Pin)					
Startup Current			8	30	μΑ
On and the second	V _{COMP} =0V		2.0	3.0	mA
Operating Current	V _{COMP} =3V		2.5		mA
(with 1nF load on OUT pin)	Protection tripped (OLP, OVP)		0.5		mA
UVLO (off)		8.5	10.0	11.0	V
UVLO (on)		14.5	16.0	17.5	V
0)/0.1	LD7535M	26.0	28.0	30.0	V
OVP Level	LD7535N	19.0	21.0	23.0	V
Voltage Feedback (Comp Pin)		•			
Short Circuit Current	V _{COMP} =0V		1.5	3.0	mA
Open Loop Voltage	COMP pin open		6.0		V
Green Mode Threshold VCOMP			2.35		V
Current Sensing (CS Pin)					
Maximum Input Voltage, Vcs(off)		0.78	0.85	0.92	V
Leading Edge Blanking Time			350		nS
Input impedance		1			ΜΩ
Delay to Output			100		nS
Oscillator (RT pin)					
Frequency	RT=100KΩ	59	65	71	KHz
Green Mode Frequency	Fs=65KHz		20		KHz
Temp. Stability	(-40°C ~105°C)			6	%
Voltage Stability	(VCC=11V-25V)			2	%
Gate Drive Output (OUT Pin)					
Output Low Level	VCC=15V, Io=20mA			1	V
Output High Level	VCC=15V, Io=20mA	8			V
Rising Time	Load Capacitance=1000pF		50	250	nS
Falling Time	Load Capacitance=1000pF		30	150	nS
OLP (Over Load Protection)					,
OLP Trip Level	V _{COMP} (OLP)		5.0		V
OLP Delay Time (note)	Fs=65KHz		60		mS

Note: The OLP delay time is proportional to the period of switching cycle. So that, the lower RT value will set the higher switching frequency and the shorter OLP delay time.












Application Information

Operation Overview

The LD7535M/LD7535N meet the green-power requirement and are intended for the use in those modern switching power suppliers and adaptors which demand higher power efficiency and power-saving. They integrated more functions to reduce the external component counts and the size. Their major features are described as below.

Under Voltage Lockout (UVLO)


An UVLO comparator is implemented in it to detect the voltage on the VCC pin. It would assure the supply voltage enough to turn on the LD7535M/LD7535N PWM controller and further to drive the power MOSFET. As shown in Fig. 13, a hysteresis is built in to prevent the shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16.0V and 10.0V, respectively.



Startup Current and Startup Circuit

The typical startup circuit generate the LD7535M/LD7535N Vcc is shown in Fig. 14. During the startup transient, the Vcc is lower than the UVLO threshold there is no gate pulse produced LD7535M/LD7535N to drive power MOSFET. Therefore, the current through R1 will provide the startup current and to charge the capacitor C1. Whenever the Vcc voltage is high enough to turn on the LD7535M/LD7535N and further to deliver the gate drive signal, the supply current is provided from the auxiliary winding of the transformer. Lower startup current requirement on the PWM controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and the special circuit design, the maximum startup current of LD7535M/LD7535N is only 30μ A.

If a higher resistance value of the R1 is chosen, it usually takes more time to start up. To carefully select the value of R1 and C1 will optimize the power consumption and startup time




Current Sensing and Leading-edge Blanking

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. As shown in Fig. 15, the LD7535M/LD7535N detect the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.85V. From above, the MOSFET peak current can be obtained from below.

$$I_{PEAK(MAX)} = \frac{0.85V}{R_S}$$





A 350nS leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger from the current spike. In the low power application, if the total pulse width of the turn-on spikes is less than 350nS and the negative spike on the CS pin doesn't exceed -0.3V, it could eliminated the R-C filter (as shown in the figure 16).

However, the total pulse width of the turn-on spike is decided by the output power, circuit design and PCB layout. It is strongly recommended to adopt a smaller R-C filter (as shown in figure 17) for higher power application to avoid the CS pin being damaged by the negative turn-on spike.

Output Stage and Maximum Duty-Cycle


An output stage of a CMOS buffer, with typical 300mA driving capability, is incorporated to drive a power MOSFET directly. And the maximum duty-cycle of LD7535M/LD7535N is limited to 75% to avoid the transformer saturation.

Oscillator and Switching Frequency

Connect a resistor from RT pin to GND according to the equation below to program the normal switching frequency:

$$f_{SW} = \frac{65.0}{RT_{(K\Omega)}} \times 100(KHz)$$

The operating frequency range for the LD7535M/LD7535N is recommended to set between 50KHz and 130KHz.



spike is not over spec. (-0.3V).

Fig. 16




Fig. 17

width is over 350nS LEB period.

Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 at the secondary side through the photo-coupler to the COMP pin of the LD7535M/LD7535N. Similar to UC3842, the LD7535M/LD7535N would carry 2 diodes voltage offset at



the stage to feed the voltage divider at the ratio of 1/3, that is,

$$V_{-(PWM_{COMPARATOR})} = \frac{1}{3} \times (V_{COMP} - 2V_F)$$

A pull-high resistor is embedded internally and can be eliminated externally.

Internal Slope Compensation

In the conventional application, the problem of the stability is a critical issue for current mode controlling, when it operates in higher than 50% of the duty-cycle. As UC384X, It takes slope compensation from injecting the ramp signal of the RT/CT pin through a coupling capacitor. It therefore requires no extra design for the LD7535M/LD7535N since it has integrated it already.

On/Off Control

The LD7535M/LD7535N can be turned off by pulling COMP pin lower than 1.2V. The gate output pin of the LD7535M/LD7535N will be disabled immediately under such condition. The off-mode can be released when the pull-low signal is removed.

Dual-Oscillator Green-Mode Operation

There are many different topologies has been implemented in different chips for the green-mode or power saving requirements such as "burst-mode control", "skipping-cycle mode", "variable off-time control "...etc. The basic operation theory of all these approaches intended to reduce the switching cycles under light-load or no-load condition either by skipping some switching pulses or reduce the switching frequency.

By using this dual-oscillator control, the green-mode frequency can be well controlled and further to avoid the generation of audible noise.

OVP (Over Voltage Protection) on Vcc

The V_{GS} ratings of the nowadays power MOSFETs are often limited up to max. 30V. To prevent the V_{GS} from the fault condition, LD7535M/LD7535N are implemented an OVP function on Vcc. Whenever the Vcc voltage is higher than the OVP threshold voltage, the output gate drive circuit will

be shutdown simultaneously thus to stop the switching of the power MOSFET until the next UVLO(on).

The Vcc OVP function in LD7535M/LD7535N is an auto-recovery type protection. If the OVP condition, usually caused by the feedback loop opened, is not released, the Vcc will tripped the OVP level again and re-shutdown the output. The Vcc is working as a hiccup mode. The Figure. 18 shows its operation.

On the other hand, if the OVP condition is removed, the Vcc level will get back to normal level and the output will automatically return to the normal operation.




Fig. 18

The OVP levels are ---

- LD7535M --- 28.0V ± 2.0V.
- LD7535N --- 21.0V ± 2.0V.

Over Load Protection (OLP)

To protect the circuit from being damaged under over load condition or short condition, a smart OLP function is implemented in the LD7535M/LD7535N. The figure 20 shows the waveforms of the OLP operation. In this case, the feedback system will force the voltage loop proceed toward the saturation and then pull up the voltage on COMP pin (V_{COMP}). Whenever the V_{COMP} trips up to the OLP threshold 5V and stays longer than 60mS, the protection will activate and then turn off the gate output to stop the switching of power circuit. The 60mS delay time is to prevent the false trigger from the power-on and turn-off transient.

By such protection mechanism, the average input power can be reduced to very low level so that the component



temperature and stress can be controlled within the safe operating area.





Fig. 19

Fault Protection

There are several critical protections were integrated in the LD7535M/LD7535N to prevent the power supply or adapter from being damaged. Those damages usually come from open or short condition on the pins of LD7535M/LD7535N. Under the conditions listed below, the gate output will turn off immediately to protect the power circuit ---

- RT pin short to ground
- RT pin floating
- CS pin floating








Reference Application Circuit --- 10W (5V/2A) Adapter

BOM

P/N	Component Value	Original
R1A	N/A	
R1B	N/A	
R2A	750KΩ, 1206	
R2B	750KΩ, 1206	
R4A	39KΩ, 1206	
R4B	39KΩ, 1206	
R6	10Ω, 1206	
R7	10Ω, 1206	
R8	10ΚΩ, 1206	
RS1	2.70Ω, 1206, 1%	
RS2	2.70Ω, 1206, 1%	
RT	100ΚΩ, 0805, 1%	
R51A	100Ω, 1206	
R51B	100Ω, 1206	
R52	2.49KΩ, 0805, 1%	
R53	2.49KΩ, 0805, 1%	
R54	220Ω, 0805	
R55	10ΚΩ, 0805	
R56A	510Ω, 1206	
R56B	N/A	
NTC1	08SP005	
FL1	20mH	UU9.8
T1	EI-22	
L51	2.7μΗ	

P/N	Component Value	Note
C1	22μF, 400V	L-tec
C2	10μF, 50V	
C4	1000pF, 1000V, 1206	Holystone
C5	0.01μF, 16V, 0805	
C51	1000pF, 50V, 0805	
C52	1000μF, 10V	L-tec
C54	470μF, 10V	L-tec
C55	0.01μF, 16V, 0805	
CX1	0.1μF	X-cap
CY1	2200pF	Y-cap
D1A	1N4007	
D1B	1N4007	
D1C	1N4007	
D1D	1N4007	
D2	PS102R	
D4	1N4007	
Q1	2N60B	600V/2A
CR51	SB540	
ZD51	6V2C	
104	LD7535M/LD7535N	SOT-26
IC1	BL	
IC2	EL817B	
IC51	TL431	1%
F1	250V, 1A	
Z1	N/A	







Reference Application Circuit #2 --- 10W Adapter with 2-Stage Startup Circuit


BOM

P/N	Component Value	Original
R1A	N/A	
R1B	N/A	
R2A	2.2MΩ, 1206	
R2B	2.2MΩ, 1206	
R4A	39KΩ, 1206	
R4B	39KΩ, 1206	
R6	2.2Ω, 1206	
R7	10Ω, 1206	
R8	10ΚΩ, 1206	
RS1	2.70Ω, 1206, 1%	
RS2	2.70Ω, 1206, 1%	
RT	100ΚΩ, 0805, 1%	
R51A	100Ω, 1206	
R51B	100Ω, 1206	
R52	2.49ΚΩ, 0805, 1%	
R53	2.49KΩ, 0805, 1%	
R54	220Ω, 0805	
R55	10KΩ, 0805	
R56A	1ΚΩ, 1206	
R56B	N/A	
NTC1	5Ω, 3A	08SP005
FL1	20mH	UU9.8
T1	El-22	
L51	2.7μH	

P/N	Component Value	Note
C1	22μF, 400V	L-tec
C2	10μF, 50V	L-tec
C3	2.2μF, 50V	
C4	1000pF, 1000V, 1206	Holystone
C5	0.01μF, 16V, 0805	
C51	1000pF, 50V, 0805	
C52	1000μF, 10V	L-tec
C54	470μF, 10V	L-tec
C55	0.01μF, 16V, 0805	
CX1	0.1μF	X-cap
CY1	2200pF	Y-cap
D1A	1N4007	
D1B	1N4007	
D1C	1N4007	
D1D	1N4007	
D2	PS102R	
D3	1N4148	
D4	1N4007	
Q1	2N60B	600V/2A
CR51	SB540	
ZD51	6V2C	
101	LD7535M/LD7535N	SOT-26
IC1	IL	
IC2	EL817B	
IC51	TL431	1%
F1	250V, 1A	
Z1	N/A	




Package Information SOT-26



Symbol	Dimension	in Millimeters	Dimension	ons in Inches
Symbol	Min	Max	Min	Max
Α	2.692	3.099	0.106	0.122
В	1.397	1.803	0.055	0.071
С		1.450		0.058
D	0.300	0.550	0.012	0.022
F	0.838	1.041	0.033	0.041
Н	0.080	0.254	0.003	0.010
I	0.050	0.150	0.002	0.006
J	2.600	3.000	0.102	0.118
М	0.300	0.600	0.012	0.024
θ	0°	10°	0°	10°



Package Information DIP-8



Symbol	Dimension	n in Millimeters	Dimension	ons in Inches
Symbol	Min	Max	Min	Max
Α	9.017	10.160	0.355	0.400
В	6.096	7.112	0.240	0.280
С		5.334		0.210
D	0.356	0.584	0.014	0.023
Е	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
I	2.921	3.556	0.115	0.140
J	7.366	8.255	0.290	0.325
L	0.381		0.015	

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.



Revision History

Rev.	Date	Change Notice
00	12/25/07	Original Specification
01	6/4/08	Top Marking