

SWITCHING POWER SUPPLY DESIGN: LM5030 PUSH-PULL CONVERTER

Written by Michele Sclocchi michele.sclocchi@nsc.com National Semiconductor



Push-pull topology is a derivative of two forward converters operating 180 degrees out of phase. This configuration allows operation in the first and third quadrant of the hysteresis loop, with a better utilization of the magnetic core of the transformer. The maximum voltage stress of the switching MOSFETs is twice the input voltage which is the same as the the forward topology. A current mode PWM converter avoids run away of the flux core by monitoring the current of each of the push-pull transistors and forcing alternate current pulses to have equal amplitude.

This document is an explanation of the equations used in an accompanying Mathcad file. The Mathcad file helps with the calculation of the external components of a typical Push-Pull topology.

Notes for the Mathcad file:

Write down the power supply requirements in the following boxes: $X_{xx} := \mathbf{I}$

Get the results from the following boxes: Rsults_{XX}:=

Listed below are the equations used to calculate the circuit:

Input voltage:

- Minimum input voltage: Vi_{min} := 35·volt

- Maximum input voltage: Vimax := 75.volt

- Nominal input voltage: Vinom := 48.volt

Output:

- Nominal output voltage, maximum output ripple, minimum output current, maximum output current

 $Vo1 := 12 \cdot volt$

 $Vrp1 := 100 \cdot mV$

 $lo1_{min} := 0.5 \cdot amp$

 $Io1_{max} := 5 \cdot amp$

Vo2 := 3.7·voliVrp2 := 120·mVIo2min := 0.1·ampIo2max := 0.500 ampVdfw := 0.9·voli(diode's forward voltage drop)Pomin :=
$$(Vo1 + Vd_{fw}) \cdot lo1_{min} + (Vo2 + Vd_{fw}) \cdot lo2_{min}$$
Pomin = 6.91wattPomax := $(Vo1 + Vd_{fw}) \cdot lo1_{max} + (Vo2 + Vd_{fw}) \cdot lo2_{max}$ Pomax = 66.8watt- Switching Frequency:fsw := 250 kHzT := $\frac{1}{fsw}$ T = 4 µsecEach phase switches at half the switching frequency:T_{ch} := $\frac{2}{fsw}$ T_{ch} := $\frac{2}{fsw}$ T_{ch} = 8 µsec- Transformer's Efficiency: $\eta := 0.95$ (Guessed value)- Maximum voltage drop across the switching MOSFET during the on time:- On resistance of the MOSFET:Rdson := 0.10 ohm

$$Vds_{on} := \frac{Po_{max}}{\eta \cdot Vi_{min}} \cdot Rds_{on} \qquad Vds_{on} = 0.2 \text{ vol} 1$$

1) Maximum duty cycle, minimum duty cycle, secondary/primary turn ratio:

Choose the maximum duty cycle of each phase:D
max := 0.365At minimum operating voltage the duty cycle of each phase has to be << 40%</td>

 $Ton_{max} := T_{ch} \cdot D_{max}$ $Ton_{max} = 2.92 \mu sec$

-The turns ratio between secondary and primary winding:

$$Nsp1 := \frac{\frac{Vo1}{D_{max} \cdot 2} + Vd_{fw}}{Vi_{min} - Vds_{on}}$$

$$Nsp1 = 0.5$$

- Minimum duty cycle at maximum input voltage:

$$Dmin := \frac{Vo1}{2 \cdot Nsp1 \cdot (Vi_{max} - Vds_{on}) - Vd_{fw}} Dmin = 0.16$$

- Duty cycle at nominal input voltage:

 $Dnom := \frac{Vo1}{2 \cdot Nsp1 \cdot (Vi_{nom} - Vds_{on}) - Vd_{fw}}$ Dnom = 0.26

2) Maximum stress voltage across the drain source of the external switching MOSFETs:

The maximum DC input voltage plus the spikes due to the leakage inductance. (assume spikes of 30% of Vdc)

$$Vsw_{max} := 2 \cdot (1.15 \cdot Vi_{max})$$

Vsw_{max} = 172.5vol

3) Primary and secondary currents:

Input power: Pin=Vi_{min}*Ipft*max.duty cycle*2 Idc := $\frac{Po_{max}}{(Vi_{min} - Vds_{on})}$ Ipft is the equivalent flat topped primary current $Ip_{dc} := \frac{Po_{max}}{(Vi_{min} - Vds_{on}) \cdot \eta}$ $Ip_{dc} = 2.02 \text{amp}$ $Ip_{ft} := \frac{Po_{max}}{(Vi_{min} - Vds_{on}) \cdot \eta \cdot 2 \cdot D_{max}}$ $Ip_{ft} = 2.77 \text{amp}$ Primary rms current: $Ip_{rms} := Ip_{ft} \cdot \sqrt{D_{max}}$ $Ip_{rms} = 1.67 \text{amp}$ (*1)

$$Ip_{ac} := Ip_{ft} \cdot \sqrt{D_{max} \cdot (1 - D_{max})} \qquad Ip_{ac} = 1.33 amp$$

Secondary rms current: it's assumed that the peak of the center top ramp is equal to the DC output current.



(Current waveform on the secondary windings)

$$Is1_{rms} := Io1_{max} \cdot \sqrt{D_{max}} \qquad Is1_{rms} = 3.02 amp$$

$$Is2_{rms} := Io2_{max} \cdot \sqrt{D_{max}} \qquad Is2_{rms} = 0.3 amp$$

$$Is1_{ac} := Io1_{max} \cdot \sqrt{D_{max} \cdot (1 - D_{max})}$$

$$Is2_{ac} := Io2_{max} \cdot \sqrt{D_{max} \cdot (1 - D_{max})} \qquad Is2_{ac} = 0.24 amp$$

4) Maximum stress across the output diodes: Vdiode

-Maximum stress voltage on the cathode of the diodes

 $Vdiode1_{max} := 2 \cdot Vi_{max} \cdot Nsp1$

Vdiode1_{max} = 74.74volt

Select a diode with Va-c>> Vdiode.max, and ultra-fast switching diode

- The total output diodes' power losses:

 $Pdiode1_{max} := Io1_{max} \cdot Vd_{fw}$ $Pdiode1_{max} = 4.5 watt$ (first output)

 $Pdiode2_{max} := Io2_{max} \cdot Vd_{fw}$ $Pdiode2_{max} = 0.45watt$ (second output)

For high current and low output voltage applications, a synchronous rectification solution, with external MOSFET is usually preferred

Pdiode_{tot} := Pdiode1_{max} + Pdiode2_{max} Pdiode_{tot} = 4.95watt

5) Output ripple specifications and output capacitors

- the output inductors should not be permitted to go discontinuous, this occurs when the DC current has dropped to half the ramp, dl:

$$V_{L} = L^{*} di/dt \qquad dI = 2^{*} Io_{min} = V_{L} * Ton/Lo = (Vf-Vo)Ton/Lo \qquad But Vo = Vf(2^{*}Ton/T)$$

$$Vf2 := \frac{Vo2}{2 \cdot Ton_{max}} \cdot T_{ch} \qquad Vf2 = 5.07 \text{ volt}$$

$$Vf1 := \frac{Vo1}{2 \cdot Ton_{max}} \cdot T_{ch} \qquad Vf1 = 16.44 \text{ volt}$$

$$Lo1 := \frac{(Vf1 - Vo1) \cdot Ton_{max}}{2 \cdot Io1_{min}} \qquad Lo1 = 12.96 \mu H$$

$$Lo2 := \frac{(Vf2 - Vo2) \cdot Ton_{max}}{2 \cdot Io2_{min}} \qquad Lo2 = 19.98 \mu H$$

The Output inductor has to be greater than >> Lo1 and 2 Inductance used:

$$Lo1_u := 25 \cdot \mu H$$
 $Lo2_u := 25 \cdot \mu H$

$$dI1 := \frac{(Vf1 - Vo1) \cdot Ton_{max}}{Lo1_u} \qquad dI1 = 0.52amp$$

$$dl2 := \frac{(Vf2 - Vo2) \cdot Ton_{max}}{Lo2_{u}} \qquad dl2 = 0.16amp$$

To meet the output ripple specifications, the output capacitors have to meet two criteria: - Satisfy the standard capacitance definition: I=C*dV/dt where t is the Toff time, and V is 25% of the allowable output ripple.

- The Equivalent Series Resistance (ESR) of the capacitor has to provide less than 75% of the maximum output ripple. (Vripple=dl*ESR)

-Maximum output ripple: Vrp1 = 100mV Vrp2 = 120mV

-Minimum output capacitance:

$Co1 := dI1 \cdot \frac{(Ton_{max})}{Vrp1 \cdot 0.25}$	<mark>Co1 = 60.55μF</mark>			
-Maximum ESR value:				
$ESR1 := \frac{Vrp1 \cdot 0.75}{dl1}$	ESR1 = 0.14ohm			
-Minimum output capacitance:				
$Co2 := dI2 \cdot \frac{(Ton_{max})}{Vrp2 \cdot 0.25}$	<mark>Co2 = 15.56μF</mark>			
-Maximum ESR value:				
dl1 -Minimum output capacitance: $Co2 := dl2 \cdot \frac{(Ton_{max})}{Vrp2 \cdot 0.25}$ -Maximum ESR value:	<mark>Co2 = 15.56μF</mark>			

6) Input capacitor

 $\mathsf{ESR2} := \frac{0.75 \cdot \mathsf{Vrp2}}{\mathsf{dl2}}$

The input capacitor has to meet the maximum ripple current rating lp(rms) and the maximum input voltage ripple ESR value.

ESR2 = 0.560hm

7) Switching MOSFET power dissipation

The MOSFET is chosen based on maximum stress voltage (section1), maximum peak input current (section 3), total power losses, maximum allowed operating temperature, and driver capability of the LM5030 -The drain to source breakdown of the MOSFET (Vdss) has to be greater than:

Vsw_{max} = 172.5vol

- Maximum drive voltage: Vdr := 9·vol Idrive:= 3amp (Drivercurrent)

 $Rdr_{on} := \frac{Vdr}{Idrive}$ $Rdr_{on} = 3 ohm$

-Total the MOSFET's losses and calculate the maximum junction temperature:

The goal in selecting a MOSFET is to minimize junction temperature rise by minimizing the power loss while being cost effective. Besides maximum voltage rating, and maximum current rating, the other three important parameters of a MOSFET are Rds(on), gate threshold voltage, and gate capacitance.

The switching MOSFET has three types of losses, which are conduction loss, switching loss, and gate charge losses.

-Conduction losses are I^2*R losses, therefore the total resistance between the source and drain during the on state, Rds(on) has to be as low as possible.

-The **switching loss** equation is Switching-time*Vds*I*frequency. The switching time, rise time and fall time are a function of: a) the gate to drain Miller-charge of the MOSFET, Qgd, b) the internal resistance of the driver and c) the Threshold Voltage, Vgs(th), which is the minimum gate voltage which enables the current through the drain source of the MOSFET.

-Gate charge losses are caused by charging up the gate capacitance and then dumping the charge to ground every cycle. The gate charge losses are equal to: frequency * Qg(tot) * Vdr

Unfortunately, the lowest on resistance devices tend to have higher gate capacitance.

Because this loss is frequency dependent, in very high current supplies with very large FETs with large gate capacitance, a more optimal design may result from reducing the operating frequency.

Switching losses are also effected by gate capacitance. If the gate driver has to charge a larger capacitance, then the time the MOSFET spends in the linear region increases and the losses increase. The faster the rise time, the lower the switching loss. Unfortunately this causes high frequency noise.

MOSFET: SUD19N20-90

$Rds_{on} := 0.090 \text{ ohm}$	(Total resistance between the source and drain during the on state)
Coss := 180 pF	(Output capacitance)
$Qg_{tot} := 34 \cdot n \cdot coul$	(Total gate charge)
$Qgd := 12 \cdot n \cdot coul$	(Gate drain Miller charge)
$Qgs := 8 \cdot n \cdot coul$	(Gate to source charge)
$Vgs_{th} := 2 volt$	(Threshold voltage)

- Conduction losses: Pcond

Pcond := $Rds_{on} \cdot Ip_{ft}^2 \cdot D_{max}$ Pcond = 0.25watt

- Switching losses: Psw(max): V*I/2*freq*(Tswon+Tswoff) (*2)

> $\mathsf{Idriver}_{LH} := \frac{\mathsf{Vdr} - \mathsf{Vgs}_{th}}{\mathsf{Rdr}_{on}}$ $Idriver_{H} = 1.4amp$

(Peak current of the driver from low to high)

$$\label{eq:ldrive} \begin{split} & \mathsf{Idrive}_{\mathsf{HL}} \coloneqq \frac{\mathsf{Vdr} - \mathsf{Vgs}_{\mathsf{th}}}{\mathsf{Rdr}_{\mathsf{off}}} & \mathsf{Idrive}_{\mathsf{HL}} = 14 \, \mathsf{amp} \\ & (\mathsf{Peak \ current \ of \ the \ driver \ from \ high \ to \ low}) \end{split}$$

 $Qg_{SW} := Qgd + \frac{Qgs}{2}$ $Qg_{SW} = 16coul n$

- Estimated turn on time:

tsw_{LH} := $\frac{Qg_{sw}}{Idriver_{LH}}$ $tsw_{LH} = 11.43sec n$ - Estimated turn off time:

$$tsw_{HL} := \frac{Qg_{sw}}{Idrive_{HL}}$$

 $tsw_{HL} = 1.14sec n$

$$\mathsf{Psw}_{\mathsf{max}} := \mathsf{Vi}_{\mathsf{min}} \cdot \mathsf{Ip}_{\mathsf{ft}} \cdot \mathsf{fsw} \cdot (\mathsf{tsw}_{\mathsf{LH}} + \mathsf{tsw}_{\mathsf{HL}}) + \frac{\mathsf{Coss} \cdot \mathsf{Vi}_{\mathsf{min}}^2 \cdot \mathsf{fsw}}{2}$$

$$Psw_{max} = 0.33wat$$

- Gate charge losses: Pgate Average current required to drive the gate capacitor of the MOSFET:

 $Igate_{awg} := fsw \cdot Qg_{tot}$ $Igate_{awg} = 8.5 \times 10^{-3} amp$ Pgate := Igate_{awg} · Vdr Pgate = 0.08watt

-Total losses: Ptot(max) (for each phase)

Pmosfet_{tot} := Pcond + Psw_{max} + Pgate Pmosfet_{tot} = 0.66watt

-Maximum junction temperature and heat sink requirement:

Maximum junction temperature desired:	Tj _{max} := 120	Celsius
Maximum ambient temperature:	Ta _{max} := 70	Celsius

-Required junction to ambient thermal resistance:

$$\theta ja := \frac{Tj_{max} - Ta_{max}}{Pmosfet_{tot}}$$
 $\theta ja = 75.73 \frac{1}{watt}$
Celsius

If the thermal resistance calculated is lower than that one specified on the MOSFET's data sheet a heat sink or higher copper area is needed.

For Example for a T0-263 (D2pak) package the Theta ja of the MOSFET versus copper plane area is:



11) Transformer design



The power handling capacity of the transformer core can be determined by its WaAc product area, where Wa is the available core window area, and Ac is the effective core cross-selectional area. The WaAc power output relationship is obtained with the Faraday's law:

E = 4 B Ac Nf 10^-8

Where:

E = applied voltage $J = current density amp/cm^2$ B =flux density in gauss K = winding factorAc = core area in cm^2 (magnetic cross-section area) $Wa = window area in cm^2$ (window area available for the winding) I = current (rms)f = frequencyN = number of turns Po = output power -Select maximum current density of the windings: J (280- 390 amp/cm^2, or 400-500 circular-mils/amp) cir_mil := $5.07 \cdot 10^{-6} \cdot \text{cm}^2$ $\frac{1}{J} = 505.74 \frac{\text{cir_mil}}{\text{amp}}$

J := 390cm

- winding factor:

Kxxx := 0.5

-Select core material and maximum flux density:

It is assumed that at high switching frequency (fsw>>25KHz) the limitation factor is the core losses, and temperature rise of the transformer

The type of ferrite material chosen will influence the core losses at the given operating conditions:

- F material has its lowest losses at room temperature to 40°C.
- P material has lowest losses at 70°C-80°C.
- R material has lowest losses at 100°C-110°C.
- K material has lowest losses at 40°C-60°C at elevated frequencies.

At high switching frequency it is necessary to adjust the flux density in order to limit core temperature rise.

Limiting core loss density to 100mW/cm^3 would keep the temperature rise at approximately 40°C. Use the following formula to select the most appropriate maximum flux density: -Maximum core loss density: Pcored := 75 mW/cm^3



 $b = 1.25 \times 10^{\circ}$ gauss

-Topology constant:

 $Kt := \frac{0.0005}{1.97} \cdot 10^{3}$ $WaAc := \frac{Po_{max}}{Kt \cdot \Delta B \cdot fsw \cdot J}$ $WaAc = 0.22cm^{4}$

Select a core with area product larger than : ---> WaAc = 0.22cm⁴
 Core selected:

 $1.6 \cdot in = 4.06 cm$

Lpath := 6.8 cm

Manufacture: Magnetics
Material: P
Shape: E core
Part number: EFD30-3C90
Core Area: Ac
Bobbin area: Wa
Core volume: Ve

- Window length: Iw (length of the bobbin)
- Area product Used ----->
- Inductance per 1000 turns without airgap :
- first turn-length:

Ac := $0.69 \cdot \text{cm}^2$ Wa := $0.520 \cdot \text{cm}^3$ Iw := $2.01 \cdot \text{cm}$ Ve := $4.7 \cdot \text{cm}^3$ Ac \cdot Wa = 0.36cm^4 Lt := $4.8 \cdot \text{cm}^3$ Magnetic Path Length: Lpath

Core permeability: $\mu_r := 1720$

- Primary turns

$$Np_{c} := \frac{(Vi_{min} - Vds_{on}) \cdot T_{ch} \cdot D_{max}}{\Delta B \cdot Ac}$$
 Np_c = 11.79 turns

The number of turns has to be rounded to the higher or lower integer value: Np := 12

- Secondary turns

 $Ns1_{c} := \left(\frac{Vo1 \cdot T_{ch}}{2 \cdot Ton_{max}} + Vd_{fw}\right) \cdot \frac{Np}{\left(Vi_{min} - Vds_{on}\right)} \quad \frac{Ns1_{c} = 5.98}{Vol} \quad turns$

The number of turns has to be rounded to the higher or lower integer value: Ns1 := 6

$$Ns2_{c} := \left(\frac{Vo2 \cdot T_{ch}}{2 \cdot Ton_{max}} + Vd_{fw}\right) \cdot \frac{Np}{\left(Vi_{min} - Vds_{on}\right)} \quad Ns2_{c} = 2.06 \text{ turns}$$

The number of turns has to be rounded to the higher or lower integer value: Ns2 := 2

- Primary inductance:

$$\mu_{\mathbf{O}} := 4 \cdot \pi \cdot 10^{-7} \frac{\text{henry}}{\text{m}}$$

$$Lp2 := \frac{Ac \cdot Np^2 \mu_0 \cdot \mu_r}{Lpath} \qquad Lp2 = 315.82 \mu H$$

- Magnetizing current:

$$I_{mag} := \frac{Vi_{min} \cdot Ton_{max}}{Lp2}$$
 $I_{mag} = 0.32amp$

Usually the magnetizing current is small enough to ignore when sizing the switching transistors and primary winding. It is typically less than 10% of the reflected load current. - Primary and secondary wire size:

- Primary and secondary wire size:

Maximum current density: $J = 390 \frac{\text{amp}}{\text{cm}^2}$ Primary rms current: $Ip_{\text{rms}} = 1.67$ amp

Primary:

by wire area:

Wp_{cu} :=
$$\frac{Ip_{rms}}{.1}$$

$$Wp_{cu} = 4.2910^{-3} \cdot cm$$

or by wire size:

$$AWGp := -4.2 \cdot ln \left(\frac{Wp_{cu}}{cm^2} \right) \qquad AWGp = 22.9$$

(Approximated AWG wire size, for more precision refer to wire size table)

Primary Wire selected:

Wire size: $AWG_{LD} := 21$

Bare area (copper plus insulation):
$$Wa_{Lp} := 4.84 \cdot 10^{-3} \cdot cm^2$$
Copper area: $Wcu_{Lp} := 4.12 \cdot 10^{-3} \cdot cm^2$ Diameter: $Dcu_{Lp} := 0.078 \cdot cm$ Number of strands: $Nst_{Lp} := 1$ • Number of primary turns per layer: $Ntl_{Lp} := floor\left(\frac{lw}{Dcu_{Lp}}\right)$ Ntl_Lp := floor $\left(\frac{lw}{Dcu_{Lp}}\right)$ $Ntl_{Lp} = 25$

Nly_{Lp} = 1 (total layers for two primary windings)

$Nly_{Lp} := ceil \left(\frac{\frac{Np \cdot Nst_{Lp}}{\frac{Ntl_{Lp}}{2}} \right)$ Secondary: Master

by wire area:

Ws1_{cu} :=
$$\frac{Is1_{rms}}{J}$$
 Ws1_{cu} = $7.7510^{-3} \cdot cm^2$

or by wire size:

AWGs1 :=
$$-4.2 \cdot \ln\left(\frac{Ws1_{cu}}{cm^2}\right)$$
 AWGs1 = 20.41

Secondary Wire selected:

Wire size:	$AWG_{Ls1} := 21$	
Bare area (copp	er plus insulation):	$Wa_{Ls1} := 4.84 \times 10^{-3} \cdot cm^2$
Copper area:		$Wcu_{Ls1} := 4.12 \cdot 10^{-3} \cdot cm^2$
Diameter:		$Dcu_{LS1}\coloneqq 0.078cm$
Number of stran	ds:	Nst s1 := 2

- Number of secondary turns per layer:

$$Ntl_{Ls1} := floor\left(\frac{lw}{Dcu_{Ls1}}\right)$$
 $Ntl_{Ls1} = 25$

- Number of secondary layers: $Nly_{LS1} := ceil \left(\frac{Ns1 \cdot Nst_{LS1}}{\frac{Ntl_{LS1}}{2}} \right)$

Nly_{Ls1} = 1 (total layers for two secondary windings)

Secondary: Slave

by wire area:

Ws2_{cu} :=
$$\frac{\text{ls2}_{\text{rms}}}{J}$$
 Ws2_{cu} = $0.7710^{-3} \cdot \text{cm}^2$

or by wire size:

AWGs2 :=
$$-4.2 \cdot \ln\left(\frac{Ws2_{cu}}{cm^2}\right)$$
 AWGs2 = 30.09

Secondary Wire selected:

Wire size:

AWG Ls2 := 30

 $Wa_{1,82} := 0.67 \cdot 10^{-3} \cdot cm^2$

 $Wcu_{Ls2} := 0.50 \cdot 10^{-3} \cdot cm$

Bare area (copper plus insulation):

Copper area:

Diameter:

 $Dcu_{LS2} := 0.0294 \text{ cm}$ Nst_{LS2} := 1

Number of strands:

- Number of secondary turns per layer:

$$Ntl_{LS2} := floor\left(\frac{lw}{Dcu_{LS2}}\right)$$
 $Ntl_{LS2} = 68$

- Number of secondary layers:

$$Nly_{LS2} := ceil \left(\frac{Ns2 \cdot Nst_{LS2}}{\frac{Ntl_{LS2}}{2}} \right)$$
- Copper area:

 $Wcu_{tot} := (Dcu_{Lp} \cdot Nly_{Lp} + Dcu_{Ls1} \cdot Nly_{Ls1} + Dcu_{Ls2} \cdot Nly_{Ls2}) \cdot 1.15 \cdot lw$

 $Wcu_{tot} = 0.43 cm^2$

- Window utilization:

 $Wu := \frac{Wcu_{tot}}{Wa} \qquad \qquad Wu = 82.41\%$

Important: if the window utilization is greater than 95%, (copper area>> than bobbin area) a core with larger window area, or smaller wire sizes must be selected. (In push-pull the transformer has two primary and two secondary windings)

- Core losses:

Pcore := Ve
$$\cdot \left[\left(\frac{B}{10^3 \cdot \text{gauss}} \right)^{\text{c1}} \cdot \text{a1} \cdot \left(\frac{\text{fsw}}{\text{kHz}} \right)^{\text{b1}} \right] \cdot \frac{10^{-3} \cdot \text{watt}}{\text{cm}^3}$$
 Pcore = 0.35watt

- Winding copper losses:

There are two effects that can cause the winding losses to be significantly greater than (I^2*Rcu). These are

skin and proximity effects.

The skin effect causes current in a wire to flow only in the thin outer skin of the wire.

The skin depth is the distance below the surface where the current density has fallen to 1/e of its value at the surface: (Sd)

Sd :=
$$\frac{6.61}{\sqrt{\frac{fsw}{Hz}}} \cdot cm$$
 Sd = 0.01cm
Lt = 4.8cm Nly_{Lp} = 1

To minimize the AC copper losses in a transformer, if the wire diameter is greater than two times the skin depth a multiple strand winding or litz wires should be considered.

If $Dcu_{Lp} = 0.08cm$ is greater than $Sd \cdot 2 = 0.03cm$

Copper resistivity: (20C) $\rho_{20} := 1.724 \cdot 10^{-6} \cdot ohm \cdot cm$

-Maximum temperature of the winding:
$$\frac{\text{Tmax}_{\text{CU}} := 80}{\text{P} := \rho \cdot 20 \cdot \left[1 + 0.0042 \left(\text{Tmax}_{\text{CU}} - 20\right)\right]}$$
$$\text{Rdc}_{\text{Lp}} := \rho \cdot \frac{\text{Lcu}_{\text{Lp}}}{\text{Wcu}_{\text{Lp}} \cdot \text{Nst}_{\text{Lp}}}$$
$$\text{Rdc}_{\text{Lp}} := \frac{\text{Rdc}_{\text{Lp}} \cdot \left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}}\right)^2}{\left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}}\right)^2 - \left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}} - 1\right)^2}$$
$$\text{Rac}_{\text{Lp}} = 0.16\text{ohm}$$
$$\text{Rac}_{\text{Lp}} := \frac{\text{Rdc}_{\text{Lp}} \cdot \left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}}\right)^2}{\left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}}\right)^2 - \left(\frac{\text{Dcu}_{\text{Lp}}}{2 \cdot \text{Sd}} - 1\right)^2}$$

$$\begin{split} & \mathsf{Pcu}_{Lp} \coloneqq \mathsf{Rdc}_{Lp} \cdot \left(\frac{\mathsf{lp}_{dc}}{2}\right)^2 + \mathsf{Rac}_{Lp} \cdot \left(\frac{\mathsf{lp}_{ac}}{2}\right)^2 \qquad \mathsf{Pcu}_{Lp} = 0.3 \text{watt} \\ & \mathsf{Secondary winding length:} \\ & \mathsf{Ldf}_{LS1} \coloneqq \left[\begin{array}{c} \mathsf{L1} \leftarrow \mathsf{Ldf}_{Lp} \\ & \mathsf{for} \quad i \in 1 \dots (\mathsf{Nly}_{LS2} - 1) \\ & \mathsf{L1} \leftarrow \mathsf{L1} + 4 \cdot \mathsf{Dcu}_{LS1} \\ & \mathsf{L1} \\ & \mathsf{Lcu}_{LS1} \coloneqq \left[\begin{array}{c} \mathsf{L1} \leftarrow \mathsf{Ldf}_{Lp} \\ & \mathsf{L} \leftarrow 0 \cdot \mathsf{cm} \\ & \mathsf{for} \quad i \in 1 \dots (\mathsf{Nly}_{LS1} - 1) \\ & \mathsf{L} \leftarrow \mathsf{L} + \mathsf{L1} \cdot \mathsf{Ntl}_{LS1} \\ & \mathsf{L1} \leftarrow \mathsf{L1} + 4 \cdot \mathsf{Dcu}_{LS1} \\ & \mathsf{L} \leftarrow 0 \quad \mathsf{if} \quad \mathsf{Nly}_{LS1} \leftarrow 1 \\ & \mathsf{L1} \leftarrow \mathsf{L1} + \mathsf{I} \cdot \mathsf{Dcu}_{LS1} \\ & \mathsf{L} \leftarrow 0 \quad \mathsf{if} \quad \mathsf{Nly}_{LS1} \leftarrow 1 \\ & \mathsf{L1} \leftarrow \mathsf{L1} \cdot \mathsf{I} \cdot \mathsf{Nst}_{\mathsf{LS1}} \\ & \mathsf{Lcu}_{\mathsf{LS1}} = \mathsf{36.29 cm} \\ & \mathsf{Rdc}_{\mathsf{LS1}} \coloneqq \mathsf{p} \cdot \frac{\mathsf{Lcu}_{\mathsf{LS1}}}{\mathsf{Wcu}_{\mathsf{LS1}} \cdot \mathsf{Nst}_{\mathsf{LS1}}} \\ & \mathsf{Rdc}_{\mathsf{LS1}} \coloneqq \mathsf{Rdc}_{\mathsf{LS1}} \coloneqq \mathsf{Rdc}_{\mathsf{LS1}} \cdot \mathsf{I} \\ & \mathsf{Rdc}_{\mathsf{LS1}} \coloneqq \mathsf{Rdc}_{\mathsf{LS1}} \cdot \mathsf{I} \\ & \mathsf{Rdc}_{\mathsf{LS1}} \cdot \mathsf{I} \\ & \mathsf{Rac}_{\mathsf{LS1}} \coloneqq \mathsf{Rdc}_{\mathsf{LS1}} \cdot \mathsf{I} \\ & \mathsf{Rac}_{\mathsf{LS1}} = \mathsf{0.02 ohm} \\ \end{array} \end{split}$$

$$\begin{aligned} \operatorname{Rac}_{LS1} &:= \frac{\left(\frac{2.5 \text{ d}}{2.5 \text{ d}}\right)^{2}}{\left(\frac{D \text{cu}_{LS1}}{2.5 \text{ d}}\right)^{2} - \left(\frac{D \text{cu}_{LS1}}{2.5 \text{ d}} - 1\right)^{2}} & \operatorname{Rac}_{LS1} = 0.02 \text{ ohm} \\ \\ \frac{\operatorname{Rac}_{LS1}}{\operatorname{Rdc}_{LS1}} &= 1.78 \\ \end{aligned}$$

$$\begin{aligned} \operatorname{Pcu}_{LS1} &:= \operatorname{Rdc}_{LS1} \cdot \left(\frac{\operatorname{lo1max}}{2}\right)^{2} + \operatorname{Rac}_{LS1} \cdot \left(\frac{\operatorname{ls1ac}}{2}\right)^{2} & \operatorname{Pcu}_{LS1} = 0.08 \text{ watt} \\ \operatorname{Lcu}_{LS2} &:= \left[\begin{array}{c} \operatorname{L1} \leftarrow \operatorname{Ldf}_{LS1} \\ \operatorname{L} \leftarrow \operatorname{0.cm} \\ \text{for } i \in 1.. \left(\operatorname{Nly}_{LS2} - 1\right) \\ \left(\begin{array}{c} \operatorname{L} \leftarrow \operatorname{L} + \operatorname{L1} \cdot \operatorname{Ntl}_{LS2} \\ \operatorname{L1} \leftarrow \operatorname{L1} + 4 \cdot \operatorname{Dcu}_{LS2} \\ \operatorname{L1} \leftarrow \operatorname{0} if & \operatorname{Nly}_{LS2} \leftarrow 1 \\ \left[\operatorname{L} + \operatorname{L1} \cdot \left[\operatorname{Ns2} - \left(\operatorname{Nly}_{LS2} - 1\right) \cdot \operatorname{Ntl}_{LS2} \right] \right] \\ \end{aligned}$$

 $Wcu_{LS2} = 5 \times 10^{-8} m^2$ $Nst_{LS2} = 1$

Rac_{Ls1} Rdc_{Ls1}

$Rdc_{Ls2} \coloneqq \rho \cdot \frac{Lcu_{Ls2}}{Wcu_{Ls2} \cdot Nst_{Ls2}}$	$Rdc_{LS2} = 0.05ohm$		
$Rac_{LS2} \coloneqq \frac{Rdc_{LS2} \cdot \left(\frac{Dcu_{LS2}}{2 \cdot Sd}\right)^2}{\left(\frac{Dcu_{LS2}}{2 \cdot Sd}\right)^2 - \left(\frac{Dcu_{LS2}}{2 \cdot Sd} - 1\right)^2}$	Rac _{Ls2} = 0.05ohm		
$Pcu_{LS2} := Rdc_{LS2} \cdot lo2_{max}^2 + Rac_{LS2} \cdot ls2_{ac}^2$	Pcu _{Ls2} = 0.02watt		
$Pcu_{tot} := Pcu_{Lp} + Pcu_{Ls1} + Pcu_{Ls2}$	Pcu _{tot} = 0.4watt		
-Total transformer losses:			
Ptrans _{tot} := Pcu _{tot} + Pcore	Ptrans _{tot} = 0.75watt		
-Transformer efficiency: $\eta_{Tra} \coloneqq \frac{Po_{max}}{Po_{max} + Ptrans_{tot}}$	η _{Tra} = 98.89%		
12) Total power supply efficiency			
Ptrans _{tot} = 0.75 watt (each phase) Pout := V01.101 _{max} + V02.102 _{max}	watt Pmosfet _{tot} = 0.66 watt		

-Input Inductor losses:

 $Pinput_{inductor} := R_{L1} \cdot Idc^2$

Pout $\eta_{tot} = 88.13\%$

Pinputinductor = 0.31watt

 $\eta_{tot} := \frac{1}{Pout + Ptrans_{tot} + Pdiode_{tot} + Pmosfet_{tot} \cdot 2 + Pinput_{inductor} + P_{pcb}}$

-Board losses, current sense losses: (Estimated value) Ppcb := 1.watt

-Total Power Losses:

 $P_{loss} := Ptrans_{tot} + Pdiode_{tot} + Pmosfet_{tot} \cdot 2 + Pmosfet_{tot} + P_{pcb}$

 $P_{loss} = 8.68 watt$

13) Selecting the proper switching frequency

The operating frequency of the power supply should be selected to obtain the best balance between switching losses, total transformer losses, size and cost of magnetic components and output capacitors. High switching frequency reduces the output capacitor value and the inductance of the primary and secondary windings, and therefore the total size of the transformer.

In the same manner, higher switching frequency increases the transformer losses and the switching losses of the switching transistor. These high losses reduce the overall efficiency of the power supply, and increase the size of the heat-sink required to dissipate the heat.

14) Current limit

The LM5030 contains two levels of over current protection: cycle by cycle current limit (0.5volt) and hiccup mode (0.6volt)



- Rf&Cf: Current sense filter

Notes:		
Wire	tab	le:

AWG	Bare Area	Area	Diameter
Wire Size	cm^2 10^-3	cm^2 ^-3	cm
18	8.23	9.32	0.109
19	6.53	7.54	0.098
20	5.188	6.065	0.0879
21	4.116	4.837	0.0785
22	3.243	3.857	0.0701
23	2.588	3.135	0.0632
24	2.047	2.514	0.0566
25	1.623	2.002	0.0505
26	1.28	1.603	0.0452
27	1.021	1.313	0.0409
28	0.8046	1.0515	0.0366
29	0.647	0.8548	0.033
30	0.5067	0.6785	0.0294
31	0.4013	0.5596	0.0267

32	0.3242	0.4559	0.0241
33	0.2554	0.3662	0.0216
34	0.2011	0.2863	0.0191
35	0.1589	0.2268	0.017
36	0.1266	0.1813	0.0152
37	0.1026	0.1538	0.014
38	0.08107	0.1207	0.0124
39	0.06207	0.0932	0.0109
40	0.04869	0.0723	0.0096

References:

- 1.
- Magnetics application notes. Colonel Wm. T. McLyman "Transformer and Inductor Design Handbook" J Riche, High temperature power supply design (*2) Pressman "Switching Power Supply Design" (*1) 2.
- 3.
- 4.