

Introduction to GreenChip III (TEA1750 & TEA1751)

Eric Tzu APB_ADC MultiMarket Semiconductor NXP Semiconductors Eric.tzu@nxp.com

Agenda

- **System Block Outline**
- **GreenChip III SMPS Control IC TEA1750 & TEA1751 General Features**
- **GreenChip III SMPS Control IC TEA1750 & TEA1751** Application Details Application Details
- Comparison of TEA1751 vs. TEA1750 Comparison of TEA1751 vs. TEA1750
- **PCB Layout Considerations**

System Block Outline

- ¾**Secondary Side**
	- GreenChip Synchronous Rectifier Controller, TEA1761, TEA1762 & TEA1791
	- MOSFETs, PHP45NQ10T or PSMN015-100P or PSMN015-110P....

New!

GreenChip III SMPS Control IC TEA1750 & TEA1751 General Features

GreenChip III TEA1750/1, **Pin assignment**

Multi Chip Module in SO16

BCD800: High voltage startup and valley detect

ABCD2: Control part

GreenChip III TEA1750/51, **Basic application diagram**

An almost 100mW standby power reduction in comparison to applications using conventional PFC solutions. The new GreenChip III technology allows a higher ohmic resistant ladder in the feedback loop)

GreenChip III TEA1750, **Cost saving aspects**

Due to dedicated functionality of the fixed boost PFC, including PFC that switches to low power mode during standby mode ☞ Flyback only has to operate from 300V.... 400Vdc

- \checkmark Smaller mains electrolytic capacitor (Cbus) and smaller output electrolytic capacitor possible due to lower RMS currents in boost
- \checkmark Possible cost reduction for the flback TR due to the fact that the flyback converter only has to operate from \sim 300V up to 400Vdc instead of \sim 120V up to 400Vdc

 \checkmark Higher Rds_on for the power Mosfet in the flyback part

GreenChip III TEA1751, Choosing configuration

GreenChip III TEA1751, adapter solution

- Dual boost
- -PFC switches automatically off during stand-by / low load

GreenChip III TEA1750/1, **Design advantages**

- Integrated PFC and flyback controller (reduced PCB space)
- Reduced design-in time \blacktriangleright
	- No interface issues between the two controllers
	- No additional hardware needed to communicate between the two controllers
	- –- Easy controlled start-up behavior
	- –Easy Vcc management, only one Vcc Electrolytic Capacitor
- High protection level
- Significant reduction of SMD components
	- –Reduction of throughput time at SMD placing machines

GreenChip III TEA1750/1, **System implementation**

 \triangleright PFC.

- Switches automatically off during stand-by / low load
- Fixed/Dual boost
- (TEA1750/TEA1751)

▶Flyback

- –Always active, start-up is defined by PFC start-up
- QR mode
- -Ip_min = ¼ Ip_max to meet Energystar no-load requirements

HV-current-source

- Source current 5.2mA (typ)
- –Reduced source current during restart (safety)
- –Current-source is active till flyback starts
- –Vcc is regulated to Vcc_start as long as the current-source is active

GreenChip III TEA1751, **Operation of the PFC, dual boost**

GreenChip III TEA1750/1, **Protections**

\triangleright PFC

- –M-level and brown-out through pin Vi-sense
- $-$ Open pin detection \varnothing pin Vi-sense and PFCaux
- $-$ Short and open pin detection $@$ pin Vo-sense, therefore external OVP $\,$ circuit is not required
- OCP
- –(soft) OVP through pin Vo-sense
- ▶ Flyback
	- Open pin detection @ pin FBctrl and Fbaux
	- OCP
	- -OVP through FB aux winding (accurate)
	- –Time-out through pin FBctrl (auto restart)
	- –Accurate Over Power Protection (OPP)

GreenChip III TEA1750/1, **Protections (continued)**

- ▶ System
	- Latch-pin with internal current-source
	- Fast latch reset through pin Vi-sense
	- Internal OTP at 150degC (typical value)
	- –- Reduction of HV charge current after detection of protection to reduce input power in auto-restart mode

GreenChip III SMPS Control IC TEA1750 & TEA1751 Applications Details

PFC & Flyback Start-up Conditions

5

11

7

9

PFC & Flyback Start-up **However, Marketing Company** - 1 (TEA1750)

UUT: APBADC015 (TEA1750+TEA1761)

PFC & Flyback Start-up – 2 (TEA1750)

- Start-up at low mains:
	- PFC starts first
	- and the state of the state of the If HV-bus > 250Vdc, then the flyback starts
- Start-up at high mains:
	- –PFC and flyback are starting at the same time

Minimum Soft-start Resistor(s)

Both soft start capacitors at pin PFCsense and pin FBsense have to charged up to 0.54V (max. soft start and enabling voltage) with the internal 45μA (min. soft start current) current-source, else both controllers will not start-up.

Rstart(soft) min. = Vstart(soft) max. / Istart(soft) min.

Soft-start Capacitor(s)

The charge time of the soft start capacitors can be adjusted such that the PFC starts before the flyback.

Start-up Problem – DC Offset at Sense pin $(1/2)$

Resistors RS1 and RS2 are added to prevent that the soft-start capacitors are charged during normal operation due to negative voltage spikes across the sense resistor. (shown on page 24 of TEA1750 datasheet)

A DC offset at the sense pin therefore result in a reduction of the maximum peak current or even could not start-up smoothly.

Start-up Problem – DC Offset at Sense pin (2/2)

The cause of that phenomenon is the parasitic voltage ringing across the sense resistor. The negative part of that voltage can charge the soft start capacitor, which is in series with the sense input pin of the IC. Internally the IC there is a diode path from ground to sense so if the sensed voltage is –0.7V the ESD diode conduct.

EXT Increasing the R1 resistor valve to limit the spike current depicated as below:

Separate usage of the PFC or Flyback

Why we need to do this?

- 1. It's hard to power up after made a careful check of the power supply.
- 2. With some uncertain reasons cause of an oscillation/disturbance behavior or generate an audible noise. PFC? FB?

Stop PFC: (if one of below condition happens, the FB can operate at high mains alone)

- 1. To short-circuit the gate pin of PFC MOSFET to ground directly, or
- 2. To short-circuit the VinSense pin to ground, or
- 3. With a larger resistor at VoSense pin (f.i from 62k to 100k) to trigger the PFC OVP event at low mains.
- 4. ….

Stop Flyback:

- 1. Placing an 100KΩ resistor between the FBctrl and FBaux pin.
- 2. AC power up then apply an external power supply (>15V) via a diode to the Vcc pin then PFC will start switching.
- 3. ….

I_p Current in Burst Mode (TEA1750)

When the output power is low, the flyback converter switches over to VCO mode. When VCO mode is entered, the PFC circuit switches to burst mode control.

The PFC goes from normal operation into burst mode, the on-time is increased (as a result the peak current is increased). The reason for this is that the PFC has to deliver the same average output power, but is switched off now for a certain time. All the power has to be delivered in the up-going slope of burst mode, during the down going slope the PFC does not convert power.

No-Load Mode CEC Measurement in Burst Mode

- The TEA1750 will be operating in burst mode, where the converter draws power in 125KHz burst packets that are spaced 3~5 seconds apart. These intermittent bursts of current and power drawn from the line will result in inconsistent measurements from the power meter.
- <u>Long integration mode, set to 60 seconds,</u> is used to display continuous measurements taken at a high sample rate and averaged over an extended time period. In this way, several hunders of burst packet cycles are measured for an accurate representation of input no-load power.
- The input power of APBADC015 demoboard at no-load mode were measured as below:(Power Meter: Hioki, Model 3332)
	- 0.005Wh/60s=0.3W @115VAC
	- 0.010Wh/120s=0.3W @115VAC

Note:

An energy expenditure of 1 Wh represents 3600 joules. To obtain joules when watt-hours are known, multiply by 3600.

Figure 7. Equipment Set Up for Accurate No-Load Power Measurements

25% $\eta_{\textrm{\tiny CEC}}$ Solution in Burst Mode

Application Problem:

The fixed boost voltage may cause a lower efficiency at 25% load result in failure to CEC minimum average efficiency in active mode requirements.

Possible Solution: (to lower the boosted voltage)

It is possible to increase the output-power level where the PFC is switched to burst mode by decreasing the flyback current-sense resistor. PFC on/burst mode is controlled by the flyback. The PFC is switched to burst mode when Ip_flyback=0.25xIp_max. This is equal to point were the flyback VCO or frequency-reduction mode starts. At 0.25xIp_max, FBsense=0.13V.

Some drawbacks of increasing this switch-off level are:

- -Higher OCP level.
- - For customer manufacture, it's very difficult to measure the input-power level when unit run into the burst mode.

Note: With Yokogawa's WT210 series power meter, the measurement can become more faster in advance.

VinSense Calculation

The calculation of the brownout VinSense voltage at full load that the calculation has a reasonable accuracy as long as the PFC is on (not in burst-mode).

If the full load brownout is calculated at 75Vac, then the AC turn on will be approximately 82Vac to 85Vac.

Calculation of the AC switch-on voltage is much more complicated because the voltage at the connection point of R1 and R2 does not go to 0V at the 0 deg phase of the AC voltage. This is also the reason why the brownout voltage is lower at very low loads. $Var = \frac{1}{2\pi} \cdot \int_0^{\pi} (Vm \cdot \sin wt) d(wt) + \int_{\pi}^{2\pi} (Vm \cdot \sin wt) d(wt) \bigg\} = \frac{2Vm}{\pi} = 0.636Vm$

Refer to next page:

U1=the average voltage across R1 and R2 which is equal to 2 2 • *Vac*

$$
U2 = U1 \bullet \frac{\frac{R2 \bullet (R3 + R4)}{R2 + (R3 + R4)}}{R1 + \frac{R2 \bullet (R3 + R4)}{R2 + (R3 + R4)}} \quad \text{or} \quad \text{Vinsense} = U2 \bullet \frac{R4}{R3 + R4}
$$

Note: The equivalent resistor value of R1-R4 can also be used for the calculation of the RC constant according to IEC-60950 chapter 2.1.1.7 "discharge of capacitors in equipement" (user accessible parts).

π

Fast Latch Reset (FLR)

In general, for a latched protection has to reset by means of the Vcc rail drop to its reset level via the bulk-elcap voltage discharge gradually but this may take times.

In TEA1750 with mains switch-off, the voltage at pin VinSense will drop below VFLR. This will trigger the FLR circuit, but will not reset the latch. After mains switch on, the voltage at pin VinSense will rise again and when 0.85V is passed the latch will be reset then.

When the latched protection is set, the clamping circuit of the VinSense circuit is disabled.

The reverse leakage current of the bridge diode in hot condition may longer the FLR period of time.

Mains Undervoltage Lock-out/Brownout

The VinSense pin only stops the PFC when it drops below 0.9V. This is done for mains interrupts. The flyback has to continue working during short mains interrupts (Line Voltage Sag). The IC will clamp the VinSense pin to a level just below the start level. When the mains returns, the capacitor on the pin can be recharged to the start level quickly and restart the PFC.

$$
Vac_brownout = Vstop (vinsense) \bullet \frac{\pi}{2\sqrt{2}} \bullet \frac{R1 + \frac{R2 \bullet (R3 + R4)}{R2 + (R3 + R4)}}{R2 \bullet (R3 + R4)} \bullet \frac{R3 + R4}{R4}
$$

Only if the VoSense pin drops below its stop level (Vstop(FB)=1.6V), the flyback also stops. (or if the maximum on-time is reached) This will prevent the application from overheating during long brownout situations.

OVP Protection (PFC)

To prevent output overvoltage during load steps and mains transients, an over voltage protection circuit is built in. As soon as the voltage on the VOSENSE pin exceeds the Vovp(VOSENSE) level, switching of the power factor correction circuit is inhibited. Switching of the PFC recommences as soon as the VOSENSE pin voltage drops below the Vovp(VOSENSE) level again. When the resistor between pin VOSENSE and ground is open, the overvoltage protection is also triggered.

OVP Protection (Flyback)

The TEA1750 by sensing the auxiliary voltage via the current flowing into pin FBAUX during the secondary stroke. If the output voltage exceeds the OVP trip level, an internal counter starts counting subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. As the protection is latched, the converter only restarts after the internal latch is reset. In a typical application the mains should be interrupted to reset the internal latch.

OVP Protection (Flyback)

The output voltage Vovp(FBAUX) at which the OVP function trips, can be set by the demagnetization resistor, RFBAUX:

 $V_{o(ovp)} = \frac{N_S}{N_{avv}} (I_{ovp(FBAUX)} \times R_{FBAUX} + V_{clamp(FBAUX)})$

Where Ns is the number of secondary turns and Naux is the number of auxiliary turns of the transformer. Current Iovp(FBAUX) is internally trimmed.The value of RFBAUX can be adjusted to the turns ratio of the transformer, thus making an accurate OVP detection possible.

Time-out Functionality

The FBCTRL pin is connected to an internal voltage source of 3.5V via an internal resistor. As soon as the voltage on this pin is above 2.5V, this connection is disabled. Above 2.5V the pin is biased with a small current. When the voltage on this pin rises above 4.5V, a fault is assumed and switching is inhibited.

When a small capacitor is connected to this pin, a time-out function can be created to protect against an open control loop situation. The time-out function can be disabled by connecting a resistor (100k) to ground on the FBCTRL pin.

Time-out: $t = (C \times (V_{T0} - (I_{T0} \times R))) / I_{T0}$

Latch Protection

Pin LATCH is a general purpose input pin, which can be used to switch off both converters. The pin sources a current, IO(LATCH) on pin LATCH. Switching of both converters is stopped as soon as the voltage on this pin drops below 1.25V.

At initial start-up, switching is inhibited until the voltage on the LATCH pin is above 1.35V. No internal filtering is done on this pin. An internal zener clamp of 2.7V will protects this pin from excessive voltages.

Comparison of Gate Driver Capability Comparison of Gate Driver Capability

GC II:

GC III:

TEA1750/1 Driver Capability

With a higher supply voltage, the driver circuit to the gate of the power MOSFET has a current source capability of typically -500mA and a current sink capability of typically 1.2A. This permits fast turn-on and turn-off of the power MOSFET for high efficient operation.

Highlight:

- The TEA1750 was designed in a triple outputs 250W SMPS with a surge load up to approx. 500W.
- There's no extra totem pole (Q4 & Q5) driver circuitry needed for both PFCdriver and FBdriver pins anymore.

Comparison of TEA1751 vs. TEA1750 Additional Features

Comparison of $TEA1751$ vs. TEA1750 (1/3)</u>

The main difference between the TEA1751 and the TEA1750 is the dual/fixed boost functionality and PFC control. In the TEA1751 there is a dual boost implemented. The TEA1750 has a fixed output voltage for the PFC. At low power conditions, the TEA1750 flyback controller switches the PFC to burst mode to maintain a relative high voltage on the output capacitor of the PFC (input voltage for flyback).

The TEA1751 switches off the PFC at low load conditions. The flyback will then operate on the rectified mains voltage.

Because the TEA1751 flyback runs on a larger input range, an over power protection (OPP) is build in. At higher mains voltages, the maximum peak current of the flyback will be limited. The mains voltage is measured by measuring the current on pin FBaux during the primary stroke of the flyback.

The TEA1750 does not need OPP, because the flyback operates on a fixed input voltage at normal and high load conditions.

At start-up the TEA1750 waits for the VinSense pin to cross Vstart(VinSense) (1.15V) to start the PFC, in order to ensure a high enough input voltage for the PFC converter to start.

To start the flyback the TEA1750 waits for the VoSense pin to cross Vstart(FB) (1.72V), in order to ensure a high enough input voltage for the flyback converter.

The TEA1751 starts the PFC and flyback converters simultaneously when the VinSense pin crosses Vstart(VinSense).

Comparison of TEA1751 vs. TEA1750 (2/3)

Comparison of TEA1751 vs. TEA1750 (3/3)

Vbulk_el-cap Calculation (TEA1751)

The VinSense voltage will control the current source as depicted below:

At high mains, the VinSense voltage is >2.2V. The injected current Ibst(dual) from the VoSense pin into R2 is 0μA. The Velcap is determined by the ratio of the R1 and R2 voltage devider which is $\frac{R1+R2}{R2}x^{2.5V}$. $\frac{R1 + R2}{R2} x^2.5$ $1 + R2$

At low mains, the current source (15μA) is injected from the VoSense pin into R2. The remaining current to set VoSense to 2.5V has to be supplied by R1. This remaining current is equal to $\frac{2.5V}{R2}$ -15 μ A . The Vbulk_el-cap is therefore calculated by $[(\frac{2.5V}{R^2} - 15 \mu A)xR1]+2.5V$. *R* $[(\frac{2.5V}{R^2} - 15 \,\mu A) \, xR1] + 2.5$ $\frac{2.5V}{R^2} - 15 \mu$

For example:

 $R1=9.3M$ (3.3M+3.3M+2.7M), $R2=60.4K$ makes Vbulk elcap=248Vdc at low mains and 387Vdc at high mains

OVP & Calculation (TEA1751)

An output overvoltage protection is implemented in TEA1751. By sensing the auxiliary voltage via the current flowing into pin FBaux during the secondary stroke. The auxiliary winding voltage is a well-defined replica of the output voltage. Voltage spikes are averaged by an internal filter.

OVP with Low Impedance Divider (TEA1751)

R3 and R2 should be chosen so, that the positive voltage across R2 is not lower than 2V.

Calculation OVP resistor $R_1=\frac{\displaystyle\frac{n_a}{n_s}\Bigl(V_{o_OVP}+V_{F_D1}\Bigr)-\Bigl(i_{dem_OVP}\times R_3\Bigr)-V_{F_D2}-V_{dem_clamp_pos}}{i_{dem_OVP}+\frac{i_{dem_OVP}\times R_3+V_{dem_clamp_pos}}{R_2}}$

Calculation OPP resistor

$$
R_4 = \frac{\frac{n_a}{n_p}V_{DC_min} - (i_{dem_OPP} \times R_3) - V_{dem_clamp_neg}}{i_{dem_OPP} + \frac{i_{dem_OPP} \times R_3 + V_{dem_clamp_neg}}{R_2}} - R_1
$$

OPP & Calculation (TEA1751)

During the primary stroke of the flyback converter the input voltage of the flyback converter is measured by sensing the current that is drawn from the pin FBaux. The current information is used to adjust the peak drain current of the flyback converter, which is measured via pin FBSENSE. The internal compensation is such that an almost input voltage independent maximum output power can be realized. The OPP curve is given below:

PCB Layout Considerations

The Basic Layout Concept - Grounding

Poor grounding layout impacts:

- 1. Loop stability (oscillation, disturbance…etc)
- 2. DC offset on sense pin (power-up, peak load, PFC on/off…etc.)
- 3. More sensitive against lightning surge, ESD… events

Layout Considerations (1/3) Layout Considerations (1/3)

Proper layout techniques generally include minimizing high-current loops within the power stage, proper grounding of the control stage, and proper sizing of the traces to adequately handle the peak currents.

Layout Considerations (2/3) Layout Considerations (2/3)

Item/Explanation

Capacitor Placement:

- c A 1μF capacitor is physically as close as possible to the VCC and ground pins, one SMD capacitor for each U1 & U3.
- \Rightarrow This ensures that the power running the internal logic of the IC is noise-free and stable.
- d The boost elcap. (C3) should be located as close as possible to the Q1, Q2 and T1.
- \Rightarrow This reduces the high currents loop, reducing losses and minimize RFI noise disturbance.
- e It's recommended that to reserve a 100~470pF capacitor physically as close as possible to the PFCsense pin.
- \Rightarrow This helps prevent disturbance.

MOSFET Placement:

- c The DRAIN and gate drive traces routing stays away from the quite analog sections of U1.
- \Rightarrow This prevents gate noise from upsetting the analog functions of the controller.
- d When the gate lead trace is longer than approximately one inch, a small (10~47Ω) resistor should be placed in the trace near the MOSFET, one resistor for each MOSFET.
- \Rightarrow This minimizes trace inductance, reducing gate ringing.

Sense Resistor Placement:

- c The sense resistor is physically located close to the MOSFET but do not across the DRAIN pin.
- \Rightarrow This minimizes the length of the power path, reducing losses and helps minimize noise pickup.
- d The two sense resistors are as close together as physically possible, preferably located between Q1 and Q2 with "one point grounding" to each other if at all possible.
- \Rightarrow This minimizes the noise pickup into U1, and helps prevent crosstalk between PFC and flyback.

Layout Considerations (3/3) Layout Considerations (3/3)

Item/Explanation

GROUNDS

- Ω All of the signal ground connections are attached together, and connect to the power ground plane at only one place, preferably the boost elcap. (C3) ground.
- \Rightarrow Separating signal and power ground avoids noise pickup into the analog functions of the controller.
- d The controller IC (U1) has a continuous ground plane running underneath the entire chip area.
- \Rightarrow This helps minimize noise pickup into the analog functions of the controller.
- The ground pin of U3 should go directly to the output ground plane after C37.
- \Rightarrow This minimizes ground bounce.

 \circledA Use the ground plane as a shield for sensitive low-level signals away from the active switching components/traces. \Rightarrow This helps minimize noise pickup into U1.

Other Connections:

- c The path from boost elcap. (C3) through the resistor divider (R5, R6 & R7) to the VoSense pin should be as short as possible, and also the R7/C4 should be located as closed as possible to the VoSense pin of U1.
- \Rightarrow This helps prevent both electric and lightning surge disturbances.
- d R4, C20 & C21 should be located as closed as possible to the VinSense pin of U1.
- \Rightarrow This helps prevent disturbance.
- e The pin 5 of PFC choke (L2) should be located as closed as possible to the PFCaux pin of U1 via R27.
- \Rightarrow This helps prevent both electrical and lightning surge disturbances.
- f R4, C20 & C21 should be located as closed as possible to the VinSense pin of U1.
- \Rightarrow This helps prevent disturbance.

We're there if customer need us!!

