

DC-to-DC Converter Control Circuits DESCRIPTION

The MC34063A Series is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an converters. Temperature compensated reference, Comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage applications with a minimum number of external components.

The MC34063 is available in the plastic DIP-8, SOP-8 and SOIC-8 package.

Features

- Operation from 3.0V to 40 V Input
- Low Standby Current
- Current limiting
- Output Switch current to 1.5A
- Output Voltage Adjustable
- Frequency Operature to 100kHz
- Precision 2% Reference

APPLICATION

- Battery Chargers
- NICs/Switches/Hubs
- ADSL Modems
- Negative Voltage Power Supplies

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	40	V_{dc}
Comparator Input Voltage Range	V_{IR}	-0.3 to +40	V_{dc}
Switch Collector voltage	V _{C(switch)}	40	V_{dc}
Switch Emitter Voltage(V _{PIN} =40V)	V _{E(switch)}	40	V_{dc}
Switch Collector to Emitter Voltage	V _{CE(switch)}	40	V_{dc}
Drive Collector Voltage	V _{C(driver)}	40	V_{dc}
Driver Collect Current(Note 1)	I _{C(dirver)}	100	m A
Switch Current	I_{SW}	1.5	A
Operating Junction Temperature	T_J	+150	$^{\circ}\mathbb{C}$
Operating Ambient Temperature Range	T_{A}	0 to +70	$^{\circ}\!\mathbb{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^{\circ}$ C



ELECTRICAL CHARACTERISTICS

(VCC=5.0 V, Ta=Tlow to Thigh,unless otherwise specified.)

Characteristics	Symbol	Min	Type	Max	Unit
OSCILLATOR					
Frequency	fosc	24	33	42	KHz
$(V_{pin5}=0V,C_T=1.0nF,T_A=25^{\circ}C)$					
Charge Current(V _{CC} =5.0V to 40 V,T _A =25 °C)	l_{CHG}	24	35	42	uA
Discharge Current(V _{CC} =5.0V to 40V,T _A =25°C)	I_{dischg}	140	220	260	uA
Discharge to Charge Current Ratio	I _{dischg} /I _{chg}	5.2	6.5	7.5	
(Pin 7 to V_{CC} , T_A =25°C)					
Current Limit Sense Voltage(I _{cha} =I _{discha} ;T _A =25 °C)	V _{ipk(sence)}	250	300	350	mV
OUTPUT SWITCH (NOTE 2)					
Saturation Voltage, Darlington Connection	$V_{CE(sat)}$		1.0	1.3	V
(I _{SW} =1.0A,Pins 1,8 connected)					
Saturation Voltage, Darlington Connection	$V_{CE(sat)}$.045	0.7	V
$(I_{SW}=1.0A,R_{pin8}=82 \text{ to V }_{CC}, \text{ Forced } \hat{a}\approx 20)$					
DC Current Gain(I _{SW} =1.0A,V _{CE} =5.0V,T _A =25°C)	h_{FE}	50	75		
Collector Off-State Current (V _{CE} =40V)	$L_{C(off)}$		40	100	uA
COMPARATOR					
Threshold Voltage $(T_A=25^{\circ}C)$ $(T_A=T_{low} \text{ to } T_{high})$	$ m V_{th}$	1.225	1.25	1.275	V
		1.21		1.29	
Threshold Voltage Line Regulation	Reg _{line}		1.4	5.0	mV
(V _{CC} =3.0V to 40V)	.	ļ	2.0		.
Input Bias Current(V _{in} =0V)	L_{IB}		-20	-400	nA
TOTAL DEVICE				T	
Supply Current	I_{CC}			4.0	mA
$(V_{CC}=5.0V \text{ to } 40V, C_T=1.0nF, Pin7=V_{CC},$					
Vpin5>Vth, Pin2=Gnd, remaining pins open)					

NOTES:

- 1. Maximum package power dissipation limits must be observed.
- 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.






Figure 4. Emitter Follower Configuration Output Saturation Voltage versus Emitter Current




Figure 5. Common Emitter Configuration Output Switch Saturation Voltage versus Collector Current




Figure 6. Current Limit Sense Voltage versus Temperature





Figure 7. Standby Supply Current versus Supply Voltage

7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.





Test	Conditions	Results
Line Regulation	V _{in} = 8.0 V to 16 V, I _O = 175 mA	30 mV = ±0.05%
Load Regulation	V _{in} = 12 V, I _O = 75 mA to 175 mA	10 mV = ±0.017%
Output Ripple	V _{in} = 12 V, I _O = 175 mA	400 m√pp
Efficiency	V _{in} = 12 V, I _O = 175 mA	87.7%
Output Ripple With Optional Filter	V _{in} = 12 V, I _O = 175 mA	40 m√pp

Figure 8. Step-Up Converter




Figure 9. External Current Boost Connections for I_C Peak Greater than 1.5 A


9a. External NPN Switch

9b. External NPN Saturated Switch

(See Note 8)

8. If the output switch is driven into hard saturation (non–Darlington configuration) at low switch currents (≤ 300 mA) and high driver currents (≥ 30 mA), it may take up to 2.0 L s to come out of saturation. This condition will shorten the off time at frequencies ≥ 30 kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non–Darlington configuration is used, the following output drive condition is recommended.





Test	Conditions	Results
Line Regulation	V _{in} = 15 V to 25 V, I _O = 500 mA	12 mV = ±0.12%
Load Regulation	V _{in} = 25 V, I _O = 50 mA to 500 mA	3.0 mV = ±0.03%
Output Ripple	V _{in} = 25 V, I _O = 500 mA	120 mVpp
Short Circuit Current	V_{in} = 25 V, R_L = 0.1 Ω	1.1 A
Efficiency	V _{in} = 25 V, I _O = 500 mA	83.7%
Output Ripple With Optional Filter	V _{in} = 25 V, I _O = 500 mA	40 m√pp

Figure 10. Step-Down Converter





Figure 11. External Current Boost Connections for I_C Peak Greater than 1.5 A

11a. External NPN Switch

11b. External PNP Saturated Switch





Test	Conditions	Results
Line Regulation	V_{in} = 4.5 V to 6.0 V, I_{O} = 100 mA	3.0 mV = ±0.012%
Load Regulation	V _{in} = 5.0 V, I _O = 10 mA to 100 mA	$0.022 \text{ V} = \pm 0.09\%$
Output Ripple	V _{in} = 5.0 V, I _O = 100 mA	500 m√pp
Short Circuit Current	V_{in} = 5.0 V, R_L = 0.1 Ω	910 mA
Efficiency	V _{in} = 5.0 V, I _O = 100 mA	62.2%
Output Ripple With Optional Filter	V _{in} = 5.0 V, I _O = 100 mA	70 m∨pp

Figure 12. Voltage Inverting Converter




Figure 13. External Current Boost Connections for I_C Peak Greater than 1.5 A

13a. External NPN Switch

13b. External PNP Saturated Switch



Calculation	Step-Up	Step-Down	Voltage-Inverting
t _{on} /t _{off}	$\frac{V_{out} + V_{F} - V_{in(min)}}{V_{in(min)} - V_{sat}}$	Vout + V _F V _{in(min)} − V _{sat} − V _{out}	lV _{out} l + V _F V _{in} − V _{sat}
(t _{on} + t _{off})	<u>1</u> f	<u>1</u>	<u>1</u>
t _{off}	ton + t _{off} t _{on} + 1	t _{on} + t _{off} t _{on} + 1	$\frac{t_{\text{on}} + t_{\text{off}}}{\frac{t_{\text{on}}}{t_{\text{off}}}} + 1$
t _{on}	$(t_{on} + t_{off}) - t_{off}$	$(t_{on} + t_{off}) - t_{off}$	$(t_{on} + t_{off}) - t_{off}$
CT	4.0 x 10 ⁻⁵ t _{on}	4.0 x 10 ⁻⁵ t _{on}	4.0 x 10 ⁻⁵ t _{on}
lpk(switch)	$2I_{out(max)} \left(\frac{t_{on}}{t_{off}} + 1 \right)$	^{2l} out(max)	21 out(max) $\left(\frac{t_{on}}{t_{off}} + 1\right)$
R _{sc}	0.3/l _{pk(switch)}	0.3/l _{pk(switch)}	0.3/l _{pk(switch)}
L _(min)	$\left(\frac{(\bigvee_{in(min)} - \bigvee_{sat})}{I_{pk(switch)}}\right)t_{on(max)}$	$\left(\frac{(\vee_{in(min)} \ - \ \vee_{sat} \ - \ \vee_{out})}{I_{pk(switch)}}\right)t_{on(max)}$	$\left(\frac{(V_{\text{in(min)}} - V_{\text{sat}})}{I_{\text{pk(switch)}}}\right) t_{\text{on(max)}}$
СО	9 <mark>L_{out}ton Vripple(pp)</mark>	$\frac{I_{pk(switch)}(t_{on} + t_{off})}{8V_{ripple(pp)}}$	9 <mark>L_{out}ton Vripple(pp)</mark>

Vsat = Saturation voltage of the output switch.

VF = Forward voltage drop of the output rectifier.

The following power supply characteristics must be chosen:

Vin - Nominal input voltage.

Vout - Desired output voltage, | Vout |= 1.25 (1+ R2/R1)

lout - Desired output current.

fmin - Minimum desired output switching frequency at the selected values of Vin and Io.

Vripple(pp) – Desired peak–to–peak output ripple voltage. In practice, the calculated capacitor value will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.

Figure 15. Design Formula Table



ORDERING INFORMATION

Device	Package	Shipping [†]	
MC33063AD	SOIC-8	98 Units / Rail	
MC33063ADG	SOIC-8 (Pb-Free)		
MC33063ADR2	SOIC-8		
MC33063ADR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel	
MC33063AP1	DIP-8		
MC33063AP1G	DIP-8 (Pb-Free)	50 Units / Rail	
MC33063AVD	SOIC-8		
MC33063AVDG	SOIC-8 (Pb-Free)	98 Units / Rail	
MC33063AVDR2	0010.0		
NCV33063AVDR2*	SOIC-8	2500 Unito / Tana & Book	
NCV33063AVDR2G	SOIC-8 (Pb-Free)	- 2500 Units / Tape & Reel	
MC33063AVP	DIP-8	50 Units / Rail	
MC34063AD	SOIC-8		
MC34063ADG	SOIC-8 (Pb-Free)	98 Units / Rail	
MC34063ADR2	SOIC-8		
MC34063ADR2G	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel	
MC34063AP1	DIP-8	50 Units / Rail	
MC34063AP1G	DIP-8 (Pb-Free)		

MARKING DIAGRAMS

PDIP-8 SOIC-8 MC34063A MC34063A CYYWW-LF XXXXXX = Specific Device Code = Assembly Location Υ = Year WW = Work Week = Pb-Free Package LF

^{*}NCV33063A: T_{low} = -40°C, T_{high} = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control. †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.







DIP8L




引线间距 Lead Pitch	2.54mm(100mil)
跨度 Row Spacing	7.62mm(300mil)
载体尺寸 Pad Size	100mil×100mil
	120mil×150mil
载体打凹深度	0.254±0.05
Depressed Die Pad	(0.01 ± 0.002)
单位 Unit	mm(inches)







SOP8L



引线间距 Lead Pitch	1.27mm(50mil)
切筋凸缘 Trim Flange	0~0.1mm(0~3.9mil)
- 25	80mil×80mil
载体尺寸 Pad Size	90mil×100mil
	95mil×150mil
载体打凹深度	0.229 ± 0.051
Depressed Die Pad	(0.009 ± 0.002)
单位 Unit	mm(inches)

