## AN-8025

## Design Guideline of Single-Stage Flyback AC-DC Converter Using FAN7530 for LED Lighting

## Summary

This application note describes the single-stage power factor correction (PFC) and presents the design guidelines of a 75 W universal-input, single-stage PFC for LED lighting applications. Flyback converter topology controlled by the critical current mode control IC, FAN7530 is applied and several functions; such as CV/CC mode feedback circuits, cycle-by-cycle current limit, soft-starting function, and so on, are considered for LED lighting applications.

## Introduction

Despite large output voltage ripple, single-stage AC-DC conversion is a more attractive solution than two-stage conversion from the standpoint of the cost and power density. Especially in applications like battery chargers, Plasma Display Panel (PDP)-sustaining power supplies, and LED lighting; low frequency, 100 Hz or 120 Hz , large output voltage ripple is inconsequential. Consequently, the singlestage AC-DC conversion is very advantageous.

Single-stage AC-DC converter directly converts AC input voltage to the DC output voltage without a pre-regulator, as shown in Figure 1.

This application note presents a 75 W single-stage AC-DC converter for LED lighting. As a power-conversion topology, flyback converter is normally chosen because it doesn't need an inductive output filter; the main transformer works as an inductive filter itself.


Figure 1. Single-Stage AC-DC Converter
Figure 2 shows the circuit diagram of a flyback AC-DC converter. FAN7530 is used as a controller and both CV (constant voltage) and CC (constant current) mode feedback circuits are applied to prevent overload and over-voltage conditions. In LED lighting, the output is always full-load condition and the forward voltage drop of LED decreases if the junction temperature of LED increases. Therefore the
output should be controlled by CC mode in the normal state while CV mode only works as over voltage protection.


Figure 2. Circuit Diagram of a Flyback AC-DC Converter


Figure 3. Block Diagram of FAN7530
Figure 3 shows the block diagram of FAN7530. Its major features are:

- Fixed On Time CRM PFC Controller
- Zero Current Detector (ZCS) \& Valley Switching
- MOSFET Over-Current Protection
- Low Startup ( $40 \mu \mathrm{~A}$ ) and Operating Current ( 1.5 mA )

■ Totem Pole Output with High State Clamp

- $+500 /-800 \mathrm{~mA}$ Peak Gate Drive Current

FAN7530 is a voltage-mode CRM PFC controller; the turnon time of switch is fixed while the turn-off time is varied during the steady state. Therefore, the switching frequency varies in accordance with the input voltage variation shown in Figure 4.


Figure 4. Switching Frequency Variation


Figure 5. Theoretical Waveforms
Figure 5 illustrates the theoretical waveforms of the primary-side switch current, the secondary-side diode current, and gating signal. MOSFET $Q$ turns on and Fast Recovery Diode (FRD) $D_{o}$ turns off under zero-current condition, while $Q$ turns off and $D_{o}$ turns on under the hardswitching condition.

## Design Example

A design guideline of 75 W single-stage flyback AC-DC converter using FAN7530 is presented. The applied system parameters are shown in Table 1.

Table 1. System Parameters

| Parameter | Value |
| :--- | :--- |
| Output Power | 75 W |
| Input Voltage Range | $85 \sim 265 \mathrm{~V}_{\mathrm{AC}}$ |
| Output Voltage | 45 V |
| Output Limit Voltage | 50 V |
| Duty Ratio at $\mathrm{l}_{\text {in(max)_pk, }} \mathrm{D}_{\text {@ }}$ lin(max)_pk | 0.6 |
| Minimum Switching Frequency, $\mathrm{f}_{\text {s_min }} @ \mathrm{~V}_{\text {in__min }}$ | 50 kHz |
| Efficiency, $\eta$ | $85 \%$ |

## 1. Flyback Transformer Design

In flyback converter, the transformer is easily saturated because the transformer is only utilized in the first quadrant. Moreover, if it works under the critical conduction mode, the peak current is much higher than that of the continuous conduction mode. Therefore, air-gap should be inserted to prevent saturation of the transformer.

A proper turn ratio, $N_{1} / N_{2}$, should also be considered in a flyback single-stage AC-DC converter because the maximum voltage rating of the MOSFET and Fast Recover Diode (FRD) strongly relates to the turn ratio of transformer. There is a trade-off relationship between the drain-to-source voltage rating, $\mathrm{V}_{\mathrm{dss}}$, of MOSFET and the reverse voltage rating, $\mathrm{V}_{\mathrm{R}}$, of the FRD in accordance with the turn ratio of the transformer. A larger turn ratio $\left(N_{1} / N_{2}\right)$ requires a higher $\mathrm{V}_{\mathrm{R}}$ of FRD while $\mathrm{V}_{\mathrm{dss}}$, of MOSFET is decreased. In contrast, a lower turn ratio causes a higher voltage stress on the MOSFET, while $\mathrm{V}_{\mathrm{R}}$ of the FRD is decreased. Figure 6 shows the trade-off relationship between $V_{d s s}$ of the MOSFET and $V_{R}$ of the FRD.


Figure 6. Trade-Off Between $\mathrm{V}_{\mathrm{DS}}$ and $\mathrm{V}_{\mathrm{R}}$
From $P_{o}=\eta V_{i n} I_{i n}$, the maximum line current $I_{i n(\max )}=$ $P_{o} / \eta V_{i n(\min )}$. If the switching frequency $f_{s}$ is much higher than the AC line frequency, $f_{a c}$, the input current can be assumed to be constant during one switching period.

To define the magnetizing inductance of transformer, the largest period must be defined. The largest switching period occurs at the peak of input current, $I_{i n(\max ) p k}$, when the minimum input voltage is applied. It can be defined as:

$$
\begin{gather*}
I_{i n(\max )_{\_} p k}=\frac{1}{T} \int_{0}^{D T} \frac{I_{Q(\max )_{\_} p k}}{D_{\max } T} t d t=\frac{D_{\max } I_{Q(\max )_{\_} p k}}{2}  \tag{1}\\
I_{Q(\max )_{\_} p k}=\frac{2}{D_{\max }} I_{i n(\max )_{\_} p k} \tag{2}
\end{gather*}
$$


The transformer primary-side voltage, $V_{T}$, is defined as:

$$
\begin{equation*}
V_{T}=L_{m} \frac{\Delta I}{\Delta T}=L_{m} \frac{I_{Q(\max ) \_p k} f_{s(\min )}}{D_{@ \operatorname{Iin}(\max ) \_\mathrm{pk}}} \tag{3}
\end{equation*}
$$

Therefore, the magnetizing inductance is calculated by:

$$
\begin{align*}
L_{m} & \geq \frac{D_{@ \operatorname{lin}(\max ) \_k}{ }^{2} V_{i n(\min )}}{2 I_{i n(\max ) \_p k} f_{s(\min )}}=\frac{0.6^{2} \times 85}{2 \times 1.04 \times 50 \times 10^{3}}  \tag{4}\\
& =294 \times 10^{-6}
\end{align*}
$$

From Equation (4) and Table 1, the calculated magnetizing inductance is $294 \mu \mathrm{H}$.

There are several methods defining the turn number for the desirable inductance, but using the AL-value is the most common and the easiest. The turn number can be obtained with AL-value as:

$$
\begin{equation*}
N=\sqrt{\frac{L}{A L-\text { value }}} \tag{4}
\end{equation*}
$$

However, if air-gap is inserted into the magnetic core, a designer should find the AL-value. To obtain AL-value, wind several turns into a bobbin and measure the inductance, then calculate AL-value with the equation:

$$
\begin{equation*}
A L-\text { value }=\frac{L}{N^{2}} \tag{5}
\end{equation*}
$$

Once the AL-value is obtained, calculate the turn number using Equation (5).

Applying coil dummy EER3435 with 0.33 mm of air gap for the transformer and $14.9 \mu \mathrm{H}$ is measured when 10 turns are winded into the core and $0.149 \times 10-6$ of AL-value is obtained. Therefore, the calculated primary-side turn number is 44.4 from Equation (5) and determines 44 as the primary-side turn number. (The actual inductance is measured as $330 \mu \mathrm{H}$ ).

The secondary-side turn number is obtained as 17 turns by following equation:

$$
\begin{equation*}
N_{2}=\frac{\pi N_{1} V_{o}\left(1-D_{\max }\right)}{2 \sqrt{2} D_{\max } V_{i n(\min )}}=\frac{\pi \times 44 \times 45(1-0.6)}{2 \sqrt{2} \times 0.6 \times 85}=17 \tag{6}
\end{equation*}
$$

## 2. MOSFET and FRD

The voltage stress of MOSFET is calculated as:

$$
\begin{equation*}
V_{d s(\max )}=V_{i n(\max )_{-} p k}+\frac{N_{1}}{N_{2}} V_{o}+V_{s n} \tag{7}
\end{equation*}
$$

where $V_{s n}$ is the maximum ringing voltage of the snubber circuit and normally estimated as 1.5 times of the flyback voltage. The maximum voltage of MOSFET is obtained as:

$$
\begin{equation*}
V_{d s(\max )}=\sqrt{2} \times 265+\frac{44}{17} \times 45+1.5\left(\frac{44}{17} \times 45\right)=665.94 \mathrm{~V} \tag{8}
\end{equation*}
$$

The maximum rms current and the peak current are:

$$
\begin{equation*}
I_{i n(\max )}=\frac{P_{o}}{\eta V_{i n(\min )}}=\frac{75}{0.85 \times 85}=1.04 \mathrm{~A} \tag{9}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{Q(\max ) \_p k}=\frac{2 \sqrt{2} P_{o}}{\eta D_{\max } V_{i n(\min )}}=\frac{2 \sqrt{2} \times 75}{0.85 \times 0.6 \times 85}=4.89 \mathrm{~A} \tag{10}
\end{equation*}
$$

respectively.
Therefore, an N -Channel enhancement-mode MOSFET, FQPF8N80C $\left(800 \mathrm{~V}, 8 \mathrm{~A}, \mathrm{R}_{\mathrm{DS} \text { _ON }}=1.55 \Omega\right)$, is chosen in consideration of the margins.

The maximum reverse voltage and the forward peak current of the FRD are:

$$
\begin{gather*}
V_{R(\max )}=V_{o_{-} \text {Limit }}+\frac{N_{2}}{N_{1}} V_{i n(\max )_{-} p k} \\
=50+\frac{17}{44} \times \sqrt{2} \times 265=195 \mathrm{~V}  \tag{11}\\
I_{R_{-} p k}=\frac{2}{\left(1-D_{\min }\right)} I_{o}=\frac{2}{(1-0.33)} \times \frac{75}{45}=4.98 \mathrm{~A} \tag{12}
\end{gather*}
$$

respectively, where minimum duty ratio $D_{\min }$ is obtained as:

$$
\begin{equation*}
D_{\min }=\frac{V_{o}}{\frac{N_{2}}{N_{1}} V_{\text {iavg (max) }}+V_{o}}=\frac{45}{\frac{17}{44} \times\left(\frac{2 \sqrt{2}}{\pi} \times 265\right)+45}=0.33 \tag{13}
\end{equation*}
$$

Therefore, the Ultra-Fast Rectifier Diode (UFRD), F06UP20S (200V, $6 \mathrm{~A}, \mathrm{~V}_{\mathrm{F}}=1.15 \mathrm{~V}$ ), is finally chosen in consideration of the margins.

## 3. Snubber Circuit Design

In flyback converter, the resonant between $\mathrm{L}_{\text {leak }}$ and $\mathrm{C}_{\text {oss }}$ causes an excessively high voltage surge that causes damage to the MOSFET during turn-off. This voltage surge must be suppressed and a snubber circuit is therefore necessary to prevent MOSFET failures.


Figure 7. Snubber Circuit
The clamping voltage by snubber is:

$$
\begin{equation*}
V_{s n}=L_{\text {leak }} \frac{\Delta i}{\Delta t}=L_{\text {leak }} \frac{I_{D s n_{-} p k}}{t_{s}} \tag{14}
\end{equation*}
$$

Therefore:

$$
\begin{equation*}
t_{s}=\frac{L_{\text {leak }} \times I_{D s n_{-} p k}}{V_{s n}} \tag{15}
\end{equation*}
$$

The maximum power dissipation of the snubber circuit is determined by:

$$
\begin{equation*}
P_{s n}=\frac{1}{T} \int_{0}^{t_{s}} V_{s n} i_{D s n}(t) d t=\frac{1}{2} L_{\text {leak }} I_{D s n_{-} p k}{ }^{2} f_{s} \tag{16}
\end{equation*}
$$

The maximum power dissipation is:

$$
\begin{equation*}
P_{s n(\max )}=\frac{1}{2} L_{l e a k} I_{D s n_{-} p k}^{2} f_{s @ v i n \max }=\frac{v_{c}{ }^{2}}{R_{s n}} \tag{17}
\end{equation*}
$$

where $v_{c}=V_{f}+V_{s n}$.
Therefore, the resistance, $R_{s n}$, is determined by:

$$
\begin{equation*}
R_{s n}=\frac{2 v_{c}^{2}}{L_{l_{\text {leak }}} I_{D s n_{-} p k}{ }^{2} f_{s @ v i n \max }} \tag{18}
\end{equation*}
$$

The maximum ripple voltage of the snubber circuit is obtained by:

$$
\begin{equation*}
\Delta v_{c}=\frac{v_{c}}{C_{s n} R_{s n} f_{s @ v i n \max }} \tag{19}
\end{equation*}
$$

The larger snubber capacitor results, the lower voltage ripple, but the power dissipation increases. Consequently, selecting the proper value is important. In general, it is reasonable to determine that the snubber voltage is 1.5 times of the flyback voltage and the ripple voltage, $\Delta v_{c}$ is 50 V . Thus the snubber resistor and capacitor are determined by the following equations:

$$
\begin{align*}
& I_{D S n_{-} p k @_{i n}=265 V}=\frac{2 \sqrt{2} P_{o}}{\eta D_{\text {min }} V_{i n}}  \tag{20}\\
& =\frac{2 \sqrt{2} \times 75}{0.85 \times 0.33 \times 265}=2.85 \mathrm{~A} \\
& V_{s t(\max )}=1.5 V_{f}=1.5 \times \frac{N_{1}}{N_{2}} \times V_{o \_L \text { imit }}  \tag{21}\\
& =1.5 \times \frac{44}{17} \times 50=194.1 \mathrm{~V} \\
& t_{s}=\frac{15 \times 10^{-6} \times 2.85}{194.1}=220.3 n \mathrm{~s}  \tag{22}\\
& f_{s @ V_{v_{m}(\max )}}=\frac{D_{\min } V_{s p(\max )}}{L_{m} I_{D s n_{p} p k Y_{m}=265 V}}  \tag{23}\\
& =\frac{0.33 \times 194}{297 \times 10^{-6} \times 2.85}=75.63 \mathrm{kHz} \\
& R_{s n}=\frac{2 \times 194^{2}}{15 \times 10^{-6} \times 2.85 \times 75.63 \mathrm{kHz}}=23.3 \mathrm{k} \Omega  \tag{24}\\
& C_{s n}=\frac{v_{f}+V_{s n}}{\Delta v_{c} \times R_{s n} \times f_{s @ v_{v(\text { max }}}}  \tag{25}\\
& =\frac{194+129}{50 \times 23.3 \times 10^{3} \times 75.63 \times 10^{3}}=3.67 \mathrm{nF}
\end{align*}
$$

## 4. Sensing Resistor

The CS pin of FAN7530 limits the peak current and protects the MOSFET during transient state or over load condition. Normally, it is reasonable to limit to 1.5 times the switching peak current. The limiting level of switching peak current and the sensing resistor are obtained as:


Figure 8. Switching Current Limit

$$
\begin{gather*}
I_{Q_{-} \text {Limit }}=  \tag{26}\\
=1.5 I_{Q_{(\max ) \_p k}}=1.5 \times \frac{2}{D_{\max }}\left(\sqrt{2} \frac{P_{o}}{\eta V_{i n(\min )}}\right) \\
=1.5 \times \frac{2}{0.6}\left(\sqrt{2} \frac{75}{0.85 \times 85}\right)=7.4 \mathrm{~A}  \tag{27}\\
R_{s} \leq \frac{0.8}{I_{Q_{-} L \text { imit }}}=\frac{0.8}{7.4}=0.11 \Omega
\end{gather*}
$$

## 5. Soft-starting Circuit


(b)

Figure 9. Soft-Starting Circuit

Since the FAN7530 is designed for a non-isolated boost PFC circuit, some circuits are added externally. The internal disable amplifier can be used as soft-start function when FAN7530 is applied to non-isolated PFC circuit. However, the disable amplifier can not participate in the operation if it is applied to isolated single stage PFC circuit because the initial voltage at Pin 1 is zero and FAN7530 can not start. To exclude the disable amplifier from operation, over 0.5 V of voltage must be applied through a blocking diode, as shown in Figure 9(a).

The initial $V_{F B}$ is approximately defined as:

$$
\begin{equation*}
V_{F B_{-} \text {initial }}=\frac{R_{1} R_{F B}}{R_{F B}\left(R_{1}+R_{2}\right)+R_{1} R_{2}} \cdot V C C \tag{28}
\end{equation*}
$$

To prevent MOSFET failure due to the initial excessive switching current, an external soft-start function is necessary. The circuit shown in Figure 9(b) makes the output voltage of $\mathrm{E} / \mathrm{A}$ increase slowly and, consequently, the converter can be smoothly started in accordance with the gradual increase of the on time.

## 6. Voltage and Current Feedback

Power supplies for LED lighting must be controlled by constant current (CC) mode as well as a constant voltage (CV) mode. Because the forward voltage drop of LED varies with the junction temperature and the current also increases greatly consequently, devices can be damaged.

Figure 10 shows an example of a CC and CV mode feedback circuit. During normal operation, CC mode is dominant and CV mode only acts as OVP for abnormal modes.


Figure 10.Example of CC \& CV Feedback Circuit

## Experimental Results

To verify the validity of the design guideline in this application note, a prototype test set-up was built and tested. The design parameter and component values are shown in the appendix.

Figure 11 shows the input voltage and current at $110 \mathrm{~V}_{\mathrm{AC}}$ input and $220 \mathrm{~V}_{\mathrm{AC}}$ input conditions. The power factors at $110 \mathrm{~V}_{\mathrm{AC}}$ and $220 \mathrm{~V}_{\mathrm{AC}}$ condition are measured as 0.997 and 0.955 , respectively.

Figure 12 shows the waveforms of the switching voltage and current, which shows the switching current waveforms following the shape of the input voltage well. The switch is turned on at zero current condition.


Figure 11. Input Voltage and Current

(a) at $110 V_{\text {ac }}$ Input Figure 12.Switching Voltage and Current


Figure 13.Drain-Source Voltage and Switching Current at $\mathbf{2 6 5 V}$ AC Input Condition

Figure 13 shows the waveforms of the drain-source voltage and current of 265 V of input line voltage, the maximum input voltage, is applied. The voltage ripple is measured at 54 V and the maximum voltage stress is 688 V , which shows the actual results are approximately in accord with the calculation. Since the maximum voltage is $688 \mathrm{~V}, 800 \mathrm{~V}$ rating MOSFET is needed for wide input voltage range.
The efficiency characteristics according to the load variation for $110 V_{a c}$ and $220 V_{a c}$ of the input conditions are plotted in Figure 14 . In the case of $110 V_{a c}$ input, the maximum efficiency is measured as $85.17 \%$ at 45 W load condition.


Figure 14.Efficiency Comparison


Figure 15.Output V-I Characteristic
In the case of $220 V_{a c}$ input, the maximum efficiency is measured as $85.95 \%$ at full-load condition 75 W .

In LED lighting, LED strings are driven by the rating current and the power supply should be operated under the full-load condition. Therefore, the power supply is controlled by constant current during normal condition. Figure 15 shows the $V-I$ characteristics of the prototype experimental set-up. The result verifies that the output is driven well by the constant current control for whole input voltage condition.

## Schematic



Figure 16.Schematic

## Part List

| Component | Symbol | Value/Part number | Component | Symbol | Value / Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Rectifier | BD1 | GBU8J | Resistor | RO1 | 56k/2W |
| Capacitor | CO1 | 1000 $\mu / 100 \mathrm{~V}$ |  | RZ2 | 56k/2W |
|  | CO2 | 1000 $\mu / 100 \mathrm{~V}$ |  | RZ3 | 56k/2W |
|  | C1 | 103/1kV |  | R5 | 56k/2W |
|  | C2 | 104 |  | RS1 | 0.05/5W |
|  | C3 | 474/NP/630V |  | RS2 | 0.1/5W |
|  | C4 | $220 \mathrm{nF} / 1000 \mathrm{~V}$ |  | R1 | 15 |
|  | C5 | $440 \mathrm{nF} / 1000 \mathrm{~V}$ |  | R2 | 1.5k |
|  | C6 | $33 \mu / 35 \mathrm{~V}$ |  | R3 | 36k |
|  | C7 | $33 \mu / 35 \mathrm{~V}$ |  | R4 | 180k |
|  | C15 | $33 \mu / 35 \mathrm{~V}$ |  | R19 | 330k |
|  | C8 | 473 |  | R6 | 1.5k |
|  | C17 | 473 |  | R7 | 11k |
|  | C9 | 105 |  | R27 | 11k |
|  | C14 | 105 |  | R8 | 82/1W |
|  | C10 | 224 |  | R9 | 33k |
|  | C11 | 224 |  | R11 | 33k |
|  | C18 | 224 |  | R10 | 10k |
|  | C12 | 475 |  | R13 | 10k |
|  | C13 | 475 |  | R23 | 10k |
|  | C16 | 683 |  | R26 | 10k |
|  | C19 | 56p |  | R12 | 1.2k |
| Diode | DO1 | F06UP20S |  | R25 | 5.1k |
|  | DO2 | UF4005 |  | R14 | 33 |
|  | D1 | UF4005 |  | R15 | 100k |
|  | D10 | UF4005 |  | R16 | 100k |
|  | D2 | RGF1J |  | R17 | 50k |
|  | D3 | 1N4148 |  | R18 | 42K |
|  | D4 | 1N4148 |  | R20 | 1k |
|  | D5 | 1N4148 |  | R21 | 28k |
|  | D6 | 1N4148 |  | R22 | 28k |
|  | D7 | open |  | R24 | 24k |
|  | D8 | 1N4148 | Test point | TP1 | Test point |
|  | D9 | 1N4148 |  | TP2 | Test point |
| Zener diode | DZ2 | 1N4746(18V) |  | TP3 | Test point |
| Fuse | FUSE1 | FUSE |  | TP4 | Test point |
| Opto-coupler | ISO1 | 817B |  | TP5 | Test point |
| Opto-coupler | ISO2 | 817B |  | TP6 | Test point |
| Connector | J1 | CONNECTOR | Transformer | T1 | EER3435 |
|  | J2 | CONNECTOR | Regulator | U1 | KA431E |
| Chock-coil | LF1 | EMI_CHOCK |  | U2 | KA431E |
| Inductor | L1 | $10 \mu \mathrm{H}$ Toroidal | OP-Amp. | U3 | KA358 |
| MOSFET | Q1 | FQPF8N80C | PFC IC | U4 | FAN7530 |
| Resistor | RZ1 | 56k/2W |  |  |  |

## Related Datasheets

FAN7527 - Boundary Mode PFC Control IC<br>FAN7528 - Dual-Output Critical Conduction Mode PFC Controller<br>FAN7529 - Critical Conduction Mode PFC Controller<br>FAN7530 - Critical Conduction Mode PFC Controller

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
