### STMicroelectronics L6717A AM3 Solution for Desktop Power

AMD CPU Advanced & Green Power Management



Stanley XING 133 1691 5386

## **Confidentiality Obligations**



This document contains sensitive information. Its distribution is subject to the signature of an Non-Disclosure Agreement (NDA). It is classified "CONFIDENTIAL" At all times you should comply with the following security rules: Do not copy or reproduce all or part of this document Keep this document locked away Further copies can be provided on a "need to know basis", please contact your local ST sales office.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2009 STMicroelectronics - All rights reserved

#### **STMicroelectronics GROUP OF COMPANIES**

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States



- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment & Reference Schematic
  - IC Operation & Configuration
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW



## **ST Alignment with AMD Platforms**





## **ST DT/Server AM2r2/Fr2 Solutions**









- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment & Reference Schematic
  - IC Operation & Configuration
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW



L6717 – Hybrid Controller with Power Manager I2C

- 57
- HIGH CURRENT EMBEDDED DRIVERS (2+1) + 2 ADDITIONAL PWMs
- Power Manager I2C Bus
  - OVP SETUP
  - FSW MARGINING
  - POWER MANAGEMENT SETUP
  - LL ADJUSTEMENT
  - OVERSPEEDING
- AUTOMATIC PVI/SVI CPU DETECTION
- EFFICIENCY OPTIMIZATION
  - DYNAMIC PHASE MANAGEMENT (DPM)
- LTB Technology<sup>®</sup>
- DUAL DIFFERENTIAL REMOTE SENSE
- DIFFERENTIAL CURRENT SENSE for both CORE & NB
- CORE DUAL OCP THRESHOLD: PER-PHASE AND TOTAL CURRENT
- PRE-BIAS STATUP MANAGEMENT
- FEEDBACK DISCONNECTION PROTECTION
- VFQFPN48 (7x7mm) PACKAGE



## L6717 – Application Block Diagram





Secondary I2C bus for ST Power Manager; Allows Real-Time Over-speed, Fsw Modification, Phase Shedding...





- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment & Reference Schematic
  - IC Operation & Configuration
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW



#### **PHASE NUMBER Selection & Interleaving (1)**

Curs1 Pos

-24.0ns

Curs2 Pos

784.0ns

CORE Rf Cf = 10k 2.2nf

L = 400nH - 0.7mOhm

TCM = 57k - 10nF

Ba = 1k

M 400ns 1.25GS/s IT 400ps/pt A Ch1 / 5.0V Buttons







**STMicroelectronics** 



**3** Phase Operation PWM4 = SGND CS4+ connected to  $V_{COR}E$  $CS4- \rightarrow V_{CORE}$  by same  $R_G$  of other channels

**2** Phase Operation (see next slide) PWM3 & PWM4 = SGND CS3+ & CS4+ connected to  $V_{CORE}$   $CS3- \& CS4- \rightarrow V_{CORE}$  by same  $R_G$  of other channels



**PHASE NUMBER Selection & Interleaving (2)** 



#### 2 PHASE Operation Case

The information on the number of active phases is latched @ EN rise.

27 28 SGND





### **SVI/PVI Mode Detection**





VID[2:3]=[xy] are decoded to define the bootstrap voltage VID[5:0]=[xxxx1x] are decoded to define the bootstrap voltage

### **LS-Less Start-Up**



- Allows managing pre-biased output start-up
  - Low-Side MOSFETs are kept OFF until reference = V<sub>OUT</sub> (depends on ext driver compatibility, need to manage HiZ)
  - No Output Voltage undershoot observable (negative spike)!!



NO-LS-Less Startup

#### <u>LS-Less Startup</u>



## **Pre OVP Protection**



## Pre-OVP Protection allow to protect the Load against OVP event also when L6717 is disabled.

- VCC and VCCDRV need to be connected to 5V\_SBY
- VSEN is monitored for both CORE & NB section when EN="0"
- If VSEN/VSEN\_NB rises over 1.8V threshold, corresponding LS Gate will be turned on
- EN rising edge will reset Pre-OVP and L6717 performs the SS
- If OVP condition still present after Pre-OVP and EN rising → OVP protection will trigger



 $EN = "0" \rightarrow "1"$ 

EN = "0" → PreOVP

## **PVI/SVI Soft Start & PGOOD**



#### PVI Mode



#### SVI Mode



#### **PVI Mode**

•NB is kept in HiZ State;
•CORE rise its reference to the final voltage according with decoded VID;
•PGOOD is "CORE PGOOD"

#### **SVI Mode**

Both CORE and NB perform simultaneous SS;
CORE & NB boot to Pre-POWEROK Metal VID
PGOOD is logic AND of "CORE & NB PGOODs"





- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment, Block Diagram & Reference Schematic Overview
  - IC Operation and Configuration
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW





## **Technical Snapshot: LTB Technology®**

- LTB Technology<sup>®</sup> further enhances the performances of Dual-Edge Asynchronous Systems
- LTB Technology<sup>®</sup> cancels the interleaved phase-shift, turningon simultaneously all phases. Asynchronous mode only when necessary, preserving noise immunity
- LTB Technology<sup>®</sup> implements a parallel, independent loop that reacts to Load-Transients bypassing E/A latencies. The LTB Comparator sets the correct amount of transferred energy
- With LTB Technology<sup>®</sup> each Phase is boosted with the correct amount of energy to recover from phase-to-phase asymmetries keeping the phase currents balanced.

Fastest response through direct detection of high load transients, for cost effective application design

## **Technical Snapshot: LTB Technology®**



The device turns on simultaneously all the phases as soon as a load transient is detected ( trough the dedicated LTB <u>pin</u>)





- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment, Block Diagram & Reference Schematic Overview
  - IC Operation and Configuration
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW





#### I2C Interface for Power Management

- I2C Protocol Overview
- I2C Command Description
- OS Setting
- OVP Setting
- FSW Adjust
- Droop Adjust
- DPM (Dynamic Phase Management)
- I2C Bus Special Features
  - I2C\_ ADDRESS Change (SVI Mode Only)
  - I2C\_DISABLE → Analog OVP & OS (SVI Mode Only)



## **I2C Bus: Protocol Overview**



- I2C Interface is Active by default in both SVI and PVI Mode.
- I2C Bus & SVI Bus are two Parallel and Independent Interfaces.
- I2C Commands may be issued by I2C Master once PGOOD is High.



## **I2C Bus: Command Description**



Command	Description		
OVRSPD 1 sign +5 data bit	<b>OFFSET for Over-Speeding</b> Sets offset above regulation reference up to 2.8V, 1bit sign+5bit data Applies to CORE and NB Section (NB only positive and clamped at +600mV)		
OVP_SET 2 +2 data bit	<b>OVP Setup</b> Sets OV threshold above the regulation reference of +250mV (default) with 4x 200mV steps. Section bit defines which section (CORE, NB) the data applies to.		
FSW_ADJ +3 data bit	<i>Fsw Adjustment</i> Modifies the Fsw set by OSC pin by +20%, +10%, 0% (default), -10%, -20%.		
DRP_ADJ 2+2 data bit	<b>Droop Adjustment</b> Modifies the $k_{DRP}$ and $k_{DRPNB}$ to modify the LL without changing external components. Applies to CORE and NB Section.		
<i>PWRMNG</i> 2 + 1 data bit + 1 +1 en bit	DPMTH → DPM Thresholds Allow to define different threshold for DPM transitions PSI_A → PSI Action Defines the action to take when PSI_L is asserted. #=1 (default) or #=2. PSI_EN → PSI ENable Enables (default) or Disables PSI_L (When 0, ignores PSI_L flag from CPU) DPM_EN → Dynamic Phase Management Enable Enables or Disables (default) DPM mode. (PSI_L flag overrides DPM when asserted.)		



## 57

- I2C Interface for Power Management
  - I2C Protocol Overview
  - I2C Command Description
  - OS Setting
  - OVP Setting
  - FSW Adjust
  - Droop Adjust
  - DPM (Dynamic Phase Management)
- I2C Bus Special Features
  - I2C\_ ADDRESS Change (SVI Mode Only)
  - I2C\_DISABLE → Analog OVP & OS (SVI Mode Only)



## I2C Bus Special Features: I2C\_ADDRESS 577 (SVI Only)





# I2C Bus Special Features: I2C\_DISABLE (SVI Only)



#### **I2C\_DISABLE**

ANALOG CORE & NB OVP by SDA pin

ANALOG CORE Bidirectional OS by SCL

pin





- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment, Block Diagram & Reference Schematic Overview
  - Power Up & PVI/SVI Sequencing
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW



#### **Demo-board Overview: All Board**







- STMicroelectronics vs. AMD Alignment
- ST L6717 Power Solution
  - Pin Assignment & Reference Schematic
  - Power Up & PVI/SVI Sequencing
  - LTB Snapshot
  - I2C Interface for Power Management
- Demo Board Overview
- Controller Details: LTB Technology <sup>®</sup>
- XLS Design Tools & SVI-I2C Interface SW



## XLS Design Tools & SVI-I2C Interface SW



SI/	163	L Doan	Rev. 0.10 - Jan 2009		
			CORE SECTION Design		
Design Input - Application Dependant			Spreadsheet results based on system design. Design Results	Design Input - Device Dependant	
			Output Filter Definition		
Parameter	Value	Commercia I Value	Description	5	
	5		Number of Output Bulk Capacitor Used		
F]	560		Output Bulk Capacitor Electrical characteristics.	4.01 M T	
[mΩ]	7.00		In case ONLY MLCC are used, fill only the Bulk Sec	tion.	
CC	10		Number of Output MLCC Capacitor Used	181 G	
LCC [#F]			Output Bulk Capacitor Electrical characteristics.		
MLCC [mß]	3.00		In case no MLCC are used, fill N_MLCC with "NC".		
LOAD [4H]	1.000				
LOAD [JH]	0.900	Inductor Electrical Characteristics (for each phase) @ Zero Load			
ունլ	1.300		Inductor Electrical Characteristics (for each phase) @ Full-Load		
tAX [mΩ]	1.600		_TOL are used to define OC accuracy (3sigma values for	tolerances)	
TOI 1%1	50		-		
1961	5.0		DCR Derating is the temperature derating factor of the copper from ambient to max operating temp.		
	1.00				
or during	2,800				
m 01	1.40		Equivalent Output Filter Characteristics.		
App]	4.122		Nominal Current Ripple in each inductor @Zero-Load.		
Loss [App]	4.580		Nominal Current Ripple in each inductor @Full-Load		
Current Threshold is ing the OCP threshold	s set fixing the per-pl must also consider	hase threshol that, in case o	Over Current d and the AVG threshold ( <i>See DS for details</i> ). f OTF-VD support, this threshold must be HGHER than the a TorViree.	e maximum deliverable current plus the OT	
arrent required to en	I	capacitance			
Parameter	Value	Commercia I Value	Description		
Classe			Output Voltage change rate when OTF-VID considered. C		
Slobe	2 000			PU gives directly the final VID vlaue: the	
Sec]	3.000		reference steps by LSB increments each clock cycle up t	PU gives directly the final VID vlaue: the to the new programmed value.	
Sec] [A]	3.000		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII	PU gives directly the final VID vlaue: the o the new programmed value. D.	
Sec] [A] + lextra [A]	3.000 8.400 108.400		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII D-VIID Current is lower than OCP. The system will ex	PU gives directly the final VID vlaue: the o the new programmed value. D. Recute D-VID properly also at full	
_slope [Sec] [A] + lextra [A] [A]	3.000 8.400 108.400 <b>140.000</b>		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII D-VID Current is lower than OCP. The system will ex load.(Imax+kextra <locp)< td=""><td>PU gives directly the final VID vlaue: the o the new programmed value. D. recute D-VID property also at full</td></locp)<>	PU gives directly the final VID vlaue: the o the new programmed value. D. recute D-VID property also at full	
Sec] [A] Hextra [A] [A] [μΑ]	3.000 8.400 108.400 <b>140.000</b> 35.000		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII D-VIID current is lower than OCP. The system will ex load, dimax-kextra docp) locth is the per-Phase over current Threshold compared to	PU gives directly the final VID vlaue: the o the new programmed value. D, receive D-VID property also at full	
Sec] [A] + lextra [A] [µA] [TOL [%]	3.000 8.400 108.400 <b>140.000</b> 35.000 2.0		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII D-VID Current is lower than OCP. The system will ex load. (Imax+isxtra <loop) locth is the per-Phase over current Threshold compared t locth Tolerance @ 3aigma</loop) 	PU gives directly the final VID vlaue: the o the new programmed value. D. recute D-VID property also at full	
Sec] [A] + lextra [A] [A] [A] [A] [DL [%] e Shedding Current	3.000 8.400 108.400 35.000 2.0 NO		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VI D-VID Current is lower than OCP. The system will ex load. (Imax-kxtra-docp) locth is the per-Phase over current Threshold compared to locth Tolerance @ 3aigma Insert the Current Level @ which perform the External Ph Fill with "NO" or Shedding current threshold	PU gives directly the final VID vlaue: the othe new programmed value.	
stupe state a [A] + lextra [A] [μA] _TOL [%] e Shedding Current ding Rg [kΩ]	3.000 8.400 108.400 35.000 2.0 NO NO SHEDDING		reference steps by LSB increments each clock cycle up t Extra current needed to move the output filter during D-VII D-VIID Current is lower than OCP. The system will ex load, (max-kstra docp) locth is the per-Phase over current Threshold compared to locth Tolerance @ 3sigma Insert the Current Level @ which perform the External Phn FIII with "NO" or Shedding current threshold Mount Sheddin Rg when designing 4>2 (based on DCR, Current Ripple) in order to guarantee the proper operation	PU gives directly the final VID vlaue: the othe new programmed value. D, <i>eacute D-VID properly also at fulf</i> o infox. ase Cut 4>2 MAX, DCR Thermal Spread and also when exteranlly sheddin two phase	



• Q & A...

## THANKS / ERY MUCH

