

SWITCHMODE[™] Pulse Width Modulation Control Circuit


The TL494 is a fixed frequency, pulse width modulation control circuit designed primarily for SWITCHMODE power supply control.


- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator with Master or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Adjustable Deadtime Control
- Uncommitted Output Transistors Rated to 500 mA Source or Sink
- Output Control for Push–Pull or Single–Ended Operation
- Undervoltage Lockout



SWITCHMODE PULSE WIDTH MODULATION CONTROL CIRCUIT

SEMICONDUCTOR TECHNICAL DATA





ORDERING INFORMATION

(Top View)

Device	Operating Temperature Range	Package
TL494CD	T _Δ = 0° to +70°C	SO-16
TL494CN	1A = 0 10 +70 C	Plastic
TL494IN	$T_A = -25^\circ \text{ to } +85^\circ \text{C}$	Plastic

MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	TL494C	TL494I	Unit
Power Supply Voltage	VCC	42		V
Collector Output Voltage	V _{C1} , V _{C2}	42		V
Collector Output Current (Each transistor) (Note 1)	I _{C1} , I _{C2}	50	00	mA
Amplifier Input Voltage Range	VIR	–0.3 t	o +42	V
Power Dissipation @ $T_A \le 45^{\circ}C$	PD	10	00	mW
Thermal Resistance, Junction-to-Ambient	R _{θJA}	8	0	°C/W
Operating Junction Temperature	ТJ	12	25	°C
Storage Temperature Range	T _{stg}	–55 to	+125	°C
Operating Ambient Temperature Range TL494C TL494I	Т _А	0 to 25 te	-	°C
Derating Ambient Temperature	Τ _Α	4	5	°C

NOTE: 1. Maximum thermal limits must be observed.

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{CC}	7.0	15	40	V
Collector Output Voltage	V _{C1} , V _{C2}	-	30	40	V
Collector Output Current (Each transistor)	I _{C1} , I _{C2}	_	-	200	mA
Amplified Input Voltage	V _{in}	-0.3	-	V _{CC} – 2.0	V
Current Into Feedback Terminal	lfb	1	-	0.3	mA
Reference Output Current	Iref	_	-	10	mA
Timing Resistor	RT	1.8	30	500	kΩ
Timing Capacitor	CT	0.0047	0.001	10	μF
Oscillator Frequency	f _{osc}	1.0	40	200	kHz

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, C_T = 0.01 μ F, R_T = 12 k Ω , unless otherwise noted.)

For typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION			•	•	
Reference Voltage (I _O = 1.0 mA)	V _{ref}	4.75	5.0	5.25	V
Line Regulation (V_{CC} = 7.0 V to 40 V)	Reg _{line}	-	2.0	25	mV
Load Regulation ($I_0 = 1.0 \text{ mA}$ to 10 mA)	Regload	-	3.0	15	mV
Short Circuit Output Current (V _{ref} = 0 V)	ISC	15	35	75	mA
OUTPUT SECTION			•		
Collector Off–State Current (V _{CC} = 40 V, V _{CE} = 40 V)	^I C(off)	-	2.0	100	μA
Emitter Off–State Current $V_{CC} = 40 V, V_{C} = 40 V, V_{E} = 0 V$	lE(off)	-	-	-100	μA
Collector–Emitter Saturation Voltage (Note 2) Common–Emitter ($V_E = 0 V$, $I_C = 200 mA$) Emitter–Follower ($V_C = 15 V$, $I_E = -200 mA$)	V _{sat(C)} V _{sat(E)}		1.1 1.5	1.3 2.5	V
Output Control Pin Current Low State ($V_{OC} \le 0.4 V$) High State ($V_{OC} = V_{ref}$)	IOCL IOCH		10 0.2	_ 3.5	μA mA
Output Voltage Rise Time Common–Emitter (See Figure 12) Emitter–Follower (See Figure 13)	tr		100 100	200 200	ns
Output Voltage Fall Time Common–Emitter (See Figure 12) Emitter–Follower (See Figure 13)	tf		25 40	100 100	ns


NOTE: 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

For typical values $T_A = 25^{\circ}C$, for min/max values T_A is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION			•	•	
Input Offset Voltage (VO (Pin 3) = 2.5 V)	VIO	-	2.0	10	mV
Input Offset Current (V _{O (Pin 3)} = 2.5 V)	۱ _{IO}	_	5.0	250	nA
Input Bias Current (V _{O (Pin 3)} = 2.5 V)	I _{IB}	_	-0.1	-1.0	μA
Input Common Mode Voltage Range (V_{CC} = 40 V, T _A = 25°C)	VICR	-	-0.3 to V _{CC} -2	.0	V
Open Loop Voltage Gain (ΔV_O = 3.0 V, V_O = 0.5 V to 3.5 V, R _L = 2.0 k Ω)	Avol	70	95	-	dB
Unity–Gain Crossover Frequency (V_O = 0.5 V to 3.5 V, R_L = 2.0 k\Omega)	fC-	_	350	-	kHz
Phase Margin at Unity–Gain (V _O = 0.5 V to 3.5 V, R _L = 2.0 k Ω)	[¢] m	_	65	-	deg.
Common Mode Rejection Ratio (V _{CC} = 40 V)	CMRR	65	90	-	dB
Power Supply Rejection Ratio (ΔV_{CC} = 33 V, V _O = 2.5 V, R _L = 2.0 kΩ)	PSRR	-	100	-	dB
Output Sink Current (VO (Pin 3) = 0.7 V)	IO-	0.3	0.7	-	mA
Output Source Current (VO (Pin 3) = 3.5 V)	IO+	2.0	-4.0	-	mA
PWM COMPARATOR SECTION (Test Circuit Figure 11)					
Input Threshold Voltage (Zero Duty Cycle)	V _{TH}	_	2.5	4.5	V
Input Sink Current (V _(Pin 3) = 0.7 V)	II_	0.3	0.7	-	mA
DEADTIME CONTROL SECTION (Test Circuit Figure 11)	11		1		1
Input Bias Current (Pin 4) (VPin 4 = 0 V to 5.25 V)	IB (DT)	_	-2.0	-10	μA
Maximum Duty Cycle, Each Output, Push–Pull Mode $(V_{Pin 4} = 0 V, C_T = 0.01 \mu F, R_T = 12 k\Omega)$	DC _{max}	45	48	50	%
(V _{Pin 4} = 0 V, C _T = 0.001 μF, R _T = 30 kΩ)		-	45	50	
Input Threshold Voltage (Pin 4) (Zero Duty Cycle)	Vth	_	2.8	3.3	V
(Maximum Duty Cycle)		0	-	-	
OSCILLATOR SECTION	11		1		
Frequency (C _T = 0.001 μ F, R _T = 30 k Ω)	fosc	_	40	_	kHz
Standard Deviation of Frequency* (C _T = 0.001 μ F, R _T = 30 k Ω)	σf _{osc}	_	3.0	-	%
Frequency Change with Voltage (V _{CC} = 7.0 V to 40 V, $T_A = 25^{\circ}C$)	$\Delta f_{OSC} (\Delta V)$	_	0.1	-	%
Frequency Change with Temperature ($\Delta T_A = T_{low}$ to T_{high}) (C _T = 0.01 µF, R _T = 12 kΩ)	$\Delta f_{OSC} (\Delta T)$	-	-	12	%
UNDERVOLTAGE LOCKOUT SECTION	11		1	1	1
Turn–On Threshold (V _{CC} increasing, I _{ref} = 1.0 mA)	V _{th}	5.5	6.43	7.0	V
TOTAL DEVICE			•		•
Standby Supply Current (Pin 6 at V _{ref} , All other inputs and outputs open) (V _{CC} = 15 V)	ICC	_	5.5	10	mA
$(V_{CC} = 40 V)$		_	7.0	15	
Average Supply Current ($C_T = 0.01 \ \mu\text{F}, R_T = 12 \ \text{k}\Omega, V_{(Pin 4)} = 2.0 \text{ V}$) ($V_{CC} = 15 \text{ V}$) (See Figure 12)		-	7.0	-	mA

* Standard deviation is a measure of the statistical distribution about the mean as derived from the formula, $\sigma = \sqrt{\frac{N}{\sum (X_n - \overline{X})^2}}{\sqrt{\frac{n = 1}{N - 1}}}$

Figure 1. Representative Block Diagram



This device contains 46 active transistors.




Figure 2. Timing Diagram

TL494 **APPLICATIONS INFORMATION**

Description

The TL494 is a fixed-frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1.) An internal-linear sawtooth oscillator is frequencyprogrammable by two external components, RT and CT. The approximate oscillator frequency is determined by:

$$f_{OSC} \approx \frac{1.1}{R_T \bullet C_T}$$

For more information refer to Figure 3.

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor CT to either of two control signals. The NOR gates, which drive output transistors Q1 and Q2, are enabled only when the flip-flop clock-input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control-signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the Timing Diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the deadtime control, the error amplifier inputs, or the feedback input. The deadtime control comparator has an effective 120 mV input offset which limits the minimum output deadtime to approximately the first 4% of the sawtooth-cycle time. This would result in a maximum duty cycle on a given output of 96% with the output control grounded, and 48% with it connected to the reference line. Additional deadtime may be imposed on the output by setting the deadtime-control input to a fixed voltage, ranging between 0 V to 3.3 V.

Input/Output Controls	Output Function	<mark>fout</mark> fosc =
Grounded	Single-ended PWM @ Q1 and Q2	1.0

Push-pull Operation

@ Vref

Eunctional Table

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on-time, established by the deadtime control input, down to zero, as the voltage at the feedback pin varies from 0.5 V to 3.5 V. Both error amplifiers have a common mode input range from -0.3 V to (V_{CC} - 2V), and


0.5

may be used to sense power-supply output voltage and current. The error-amplifier outputs are active high and are ORed together at the noninverting input of the pulse-width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

When capacitor CT is discharged, a positive pulse is generated on the output of the deadtime comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-control connected to the reference line, the pulse-steering flip-flop directs the modulated pulses to each of the two output transistors alternately for push-pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on-time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output-drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output-mode pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL494 has an internal 5.0 V reference capable of sourcing up to 10 mA of load current for external bias circuits. The reference has an internal accuracy of ±5.0% with a typical thermal drift of less than 50 mV over an operating temperature range of 0° to 70°C.

Figure 3. Oscillator Frequency versus **Timing Resistance**










Figure 7. Emitter–Follower Configuration Output Saturation Voltage versus Emitter Current







1.9 VCE(sat), SATURATION VOLTAGE (V) 1.8 1.7 1.6 1.5 1.4 1.3 1.2 1.1 0 100 300 400 200 IE. EMITTER CURRENT (mA)






Figure 10. Error–Amplifier Characteristics




Figure 11. Deadtime and Feedback Control Circuit





Figure 12. Common–Emitter Configuration Test Circuit and Waveform






Figure 13. Emitter–Follower Configuration Test Circuit and Waveform






Figure 14. Error-Amplifier Sensing Techniques










Figure 16. Soft–Start Circuit




Figure 17. Output Connections for Single–Ended and Push–Pull Configurations







Figure 18. Slaving Two or More Control Circuits

Vref 6 RT Master 5 Ş CT RT 市叶 Ŧ ∛ V_{ref} 6 -0-RT Slave (Additional 5 Ст Circuits) ю

Figure 19. Operation with V_{in} > 40 V Using External Zener







Test	Conditions	Results
Line Regulation	V _{in} = 10 V to 40 V	14 mV 0.28%
Load Regulation	V_{in} = 28 V, I_{O} = 1.0 mA to 1.0 A	3.0 mV 0.06%
Output Ripple	V _{in} = 28 V, I _O = 1.0 A	65 mV pp P.A.R.D.
Short Circuit Current	V_{in} = 28 V, R_L = 0.1 Ω	1.6 A
Efficiency	V _{in} = 28 V, I _O = 1.0 A	71%

L1 – 3.5 mH @ 0.3 A

T1 – Primary: 20T C.T. #28 AWG Secondary: 120T C.T. #36 AWG Core: Ferroxcube 1408P–L00–3CB





Figure 21. Pulse Width Modulated Step–Down Converter

Test	Conditions	Results	
Line Regulation	V _{in} = 8.0 V to 40 V	3.0 mV 0.01%	
Load Regulation	V_{in} = 12.6 V, I _O = 0.2 mA to 200 mA	5.0 mV 0.02%	
Output Ripple	V _{in} = 12.6 V, I _O = 200 mA	40 mV pp P.A.R.D.	
Short Circuit Current	V_{in} = 12.6 V, R_L = 0.1 Ω	250 mA	
Efficiency	V _{in} = 12.6 V, I _O = 200 mA	72%	

TL494 OUTLINE DIMENSIONS



TI 494

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola Motorola and was negligent regarding the design or manufacture of the part. Motorola and **Opportunity/Affirmative** Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design_NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



