


## Features

- Wide input voltage range : 8V to 450V
- Efficiency : >90%
- Regulated current drives LED from 1 to 100 of LEDs in series or parallel combinations
- Linear or PWM brightness control
- Resistor programmable oscillator frequency
- SOIC-8 RoHS compliant package

## Applications

- TFT flat panel backlighting
- AC/DC LED lamp
- LED traffic light
- T5, T8 LED line bar
- MR-16 lamp
- Signage or decorative LED lamp

## Package Pin Out



## General Description

The LD7101 is a low cost and high-efficiency off-line LED driver. Built-in high voltage regulator enables the LD7101 operating from 8V to 450Vdc with very few external components. The LD7101 maintains a constant current, rather than constant voltage, for LED to provide a constant brightness.

The LD7101 drives an external power MOSFET at a fixed frequency up to 300KHz from GATE pin. The frequency can be adjusted by an external resistor connected to the ROSC pin.

Dimming the LED string is controlled by adjusting the duty cycle of the PWMD pin which accepts an external PWM signal with a duty ratio from 0% ~100% and a frequency up to a few kilo Hz; or, it can be applied a linear voltage from 0 to 250mV to the LD pin.

## Ordering Information

		Packing Options	
Part No.	Package	Tube (TU)	Tape & Reel (TR)
LD7101	SOP-8(S1)	LD7101S1-TU	LD7101S1-TR

- Package material default is "Green" package.

## Product Marking

### For SOP-8 (S1)

LD8888 VV YYWW-AB SSSS... ●	◇ Line 1: "LD" is a fixed character 8888: product name VV: Voltage ◇ Line 2: YYWW: year and week no. A: package material code B: the brevity code of assembly house ◇ Line 3: SSSS...: lot no.
--------------------------------------	--

## Absolute Maximum Ratings

Parameter	Maximum	Unit
V <sub>IN</sub> to GND	-0.5 to +450	V
ISEN, GATE, PWMD, LD, ROSC to GND	-0.3 to V <sub>DD</sub> +0.3	V
V <sub>DD</sub> to GND	+15	V
Operating Junction Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C

The values beyond the boundaries of absolute maximum rating may cause the damage to the device. Functional operation in this context is not implied. Continuous use of the device at the absolute rating level might influence device reliability. All voltages have their reference to device ground.

## Electrical Characteristics


V<sub>IN</sub>=24V, T<sub>A</sub>=25°C unless specified, otherwise minimum and maximum values are guaranteed by production testing requirements.

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
<b>Input</b>						
Input DC Voltage Range	V <sub>INDC</sub>	DC input voltage	8	–	450	V
Chip Shut-Down current	I <sub>INSD</sub>	PWMD to GND, V <sub>IN</sub> = 8~450V	–	0.5	1.0	mA
<b>Regulator</b>						
Internal Voltage Regulator	V <sub>DD</sub>	V <sub>IN</sub> = 8~450V, 500pF at GATE, R <sub>osc</sub> = 220KΩ	7.25	7.5	7.75	V
V <sub>DD</sub> line resulation	V <sub>DD, line</sub>	V <sub>IN</sub> = 8~450V, 500pF at GATE, R <sub>osc</sub> = 220KΩ	0	–	1.0	V
V <sub>DD</sub> load regulation	V <sub>DD, load</sub>	I <sub>DD(ext)</sub> = 0~1mA, 500pF at GATE, R <sub>osc</sub> = 220KΩ	–100	–	100	mV
V <sub>DD</sub> under voltage lockout threshold	UVLO	V <sub>DD</sub> rising	6.2	6.5	7.2	mV
V <sub>DD</sub> under voltage lockout hysteresis	ΔUVLO	V <sub>DD</sub> = 8~450V, I <sub>DD(ext)</sub> = 1mA	–	500	–	mV
<b>PWMD (Digital Dimming)</b>						
PWMD input low voltage	V <sub>PWMD(lo)</sub>	V <sub>IN</sub> = 8 ~ 450V	–	–	0.8	V
PWMD input high voltage	V <sub>PWMD(hi)</sub>	V <sub>IN</sub> = 8 ~ 450V	2.0	–	–	V
PWMD pull-down resistance	R <sub>PWMD</sub>	V <sub>PWMD</sub> = 5V	50	100	150	KΩ
<b>LD (Linear Dimming)</b>						
Linear dimming input voltage	V <sub>LD</sub>	V <sub>IN</sub> = 12V	0	–	250	mV
<b>Current Sense Comparator</b>						
Current sense threshold voltage	V <sub>ISEN(hi)</sub>		225	250	275	mV
Offset voltage for LD comparator	V <sub>OFFSET</sub>		-20	–	20	mV
Current Sense Blanking Interval	T <sub>BLANK</sub>	V <sub>ISEN</sub> = 0.5V, V <sub>LD</sub> = V <sub>DD</sub>	–	200	300	nS
Delay from ISEN trip to GATE lo	T <sub>DELAY</sub>	V <sub>IN</sub> = 12V, V <sub>LD</sub> = 0.15V, V <sub>ISEN</sub> = 0~ 0.22V after T <sub>BLANK</sub>	–	110	–	nS
<b>GATE</b>						
GATE source current	I <sub>source</sub>	V <sub>GATE</sub> = 7.5V, V <sub>DD</sub> = 7.5V	165	–	–	mA
GATE sink current	I <sub>sink</sub>	V <sub>GATE</sub> = 0V, V <sub>DD</sub> = 7.5V	165	–	–	mA
GATE output rise time	T <sub>RISE</sub>	C <sub>GATE</sub> = 500pF, V <sub>IN</sub> = 8V	–	24	50	nS
GATE output fall time	T <sub>FALL</sub>	C <sub>GATE</sub> = 500pF, V <sub>IN</sub> = 8V	–	12	50	nS
<b>Oscillator</b>						
Oscillator frequency	f <sub>OSC1</sub>	ROSC=1MΩ, f <sub>OSC1</sub> = 25/(1000(KΩ)+22)MHz	20	24	30	KHz
Oscillator frequency	f <sub>OSC2</sub>	ROSC=220KΩ, f <sub>OSC2</sub> = 25/(220(KΩ)+22)MHz	80	101	120	KHz


## Pin Description

Pin #	Name	Description
1	VIN	Input voltage 8V to 450Vdc for linear regulator
2	ISEN	Inductor peak current sense input - current sense threshold is set at 250mV
3	GND	Power ground
4	GATE	Control signal for external n-channel power MOSFET
5	PWMD	PWM dimming control input - when this pin is set to GND, GATE is tuned off; set to high, GATE is works normally. There is an internal resistor, 100K ohms, pull this pin down to GND.
6	VDD	Regulated voltage 7.5V output from VIN. An external low ESR bypass capacitor >1.0uF/10V is required to connect to the ground.
7	LD	Linear dimming control input
8	ROSC	Frequency is controlled by an external resistor via this pin.

## Block Diagram



## Typical Application circuit



**Package Outline**

