

## ***Current Mode PWM Controller***

### **Description**

AT3273 is a highly integrated current mode PWM control IC optimized for high performance low standby power offline flyback converter applications.

To meet the international power conservation requirements, optimized green mode is integrated to improve the efficiency at light or no load conditions with no audible noise.

Slope compensation is integrated to ensure the stability at high load. Lead edge blanking is integrated to prevent the false trigger at the transition of the switch. Soft switching control at the gate drive can improve the EMI performance of the power supply. The Gate-drive output is clamped at 12V to protect the power MOS.

### **Features**

- Frequency jitter function to improve EMI performance of power supply
- No-audible-noise green mode Control
- Multi operation mode: Fixed-frequency CCM, green mode and burst mode.
- Internal Slope Compensation
- Low VDD Startup Current and Low Operating Current
- Leading Edge Blanking
- UVLO
- Gate Max Output Voltage Clamp at 12V
- Overload Protection (OLP).
- Over temperature Protection (OTP).
- Line Compensation Over Current Protection (OCP)

### **Applications**

Offline AC/DC flyback converter for

- Battery Charger
- Power Adaptor
- Set-Top Box Power Supplies
- Open-frame SMPS
- PC 5V Standby Power

## Pin Assignments

S6 Package (SOT23-6)





Figure 1. Pin Assignment of AT3273 for SOT23-6

## Ordering Information



## Typical Application Circuit




Figure2. Typical Application Circuit of AT3273

## Functional Pin Description

Pin Name	Pin Function
<b>GND</b>	Ground
<b>FB</b>	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and the current-sense signal at Pin 6.
<b>RT</b>	Connected through a NTC resistor to ground for over temperature shutdown/latch control or connected through Zener to VDD for adjustable over voltage protection
<b>SENSE</b>	Current sense input pin. Connected to MOSFET current sensing resistor node.
<b>VDD</b>	Chip DC power supply pin.
<b>GATE</b>	Totem-pole gate drive output for the power MOSFET.

## Block Diagram




Figure 3. Block Diagram of WK0104

### Absolute Maximum Ratings

- VDD to GND----- + 29V
- VDD clamped current----- 10mA
- VDD Camped Voltage----- 32V
- VFB, VSENSE and VDEM to GND----- - 0.3V to + 7V
- Junction Temperature----- - 20°C to + 150°C
- Storage Temperature Range----- - 55°C to + 160°C

Note : Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

### Recommended Operating Conditions

- Supply Voltage, VDD----- 10V to + 30V
- Operation Temperature Range----- - 20°C to + 85°C

### ESD In formations

- Human Body Mode----- 2000V
- Machine Mode----- 200V

## Electrical Characteristics


(TA = 25°C, VDD=16V if not otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>SUPPLY SECTION</b>						
Chip start up current via VDD pin	I_set	Vdd=12V, measure current into VDD pin		3	20	uA
Operation current	I_op	VDD=16V,VFB=3V		1.4		mA
VDD UVLO enter	UVLO_L		7.5	8.5	9.5	V
VDD UVLO exit	UVLO_H		14.5	15.5	16.5	V
VDD OVP			32.5	34.5	36.5	V
VDD clamp voltage	VDD_CLP	I(VDD)=10mA	32.5	34.5	36.5	V
<b>FEEDBACK SECTION</b>						
PWM input gain	A_PWM	$\Delta VFB/\Delta VCS$		2		V/V
VFB open loop voltage	VFB_O			4.2		V
FB pin short circuit current	VFB_S	Short FB pin to gnd and measure current		0.35		mA
Burst mode on threshold	V_BM_on			0.675		V
Burst mode off threshold	V_BM_off			0.575		
Power limiting FB threshold	VFB_th_P			3.7		V
Power limiting delay time	T_PL_D			88		ms
Input impedance	R_FB			16		K $\Omega$
<b>OSC</b>						
Soft start time	T_ss			4		ms
Burst mode switching frequency	F_burst			22		KHz
Normal operation frequency	F_nor		60	65	70	KHz
Frequency modulation range	F_d_jit			$\pm 4\%$		
Jitter frequency	F_jitter			32		Hz
Frequency temperature stability	F_d_tem			5		KHz
<b>CURRENT SENSE SECTION</b>						
Leading edge blanking time	T_blank			220		nS
Sense pin input impedance	R_sense			40		k $\Omega$
Over current threshold voltage at zero duty cycle	VTH_OC_0	FB=3.3V	0.72	0.75	0.78	V
Over current threshold voltage at max. switching on time	VTH_OC_1	FB=3.3V		0.9		
Over current protect delay	T_OC_D	CS>VTH_OC, FB=3.3V,CL=1nf @Gate		120		nS
<b>GATE OUTPUT</b>						
Output low level	VOL	Io=-20mA			1	V
Output high level	VOH	Io=20mA	6			V
Output voltage clamped level	VG_CLP			12		V
Output rising time	T_r	Cl=1nf		175		nS
Output falling time	T_f	Cl=1nf		85		ns
<b>RT Pin</b>						


RT pin source current	I_RT		95	100	105	uA
Thresh hold of OTP	V_OTP		0.95	1	1.05	V
OTP debounce time	T_OTP			6		cycle
External OVP trigger point	Vth_OVP			4		V

## Characterization Plots


TA = 25°C, VDD=16V if not otherwise noted




Start Current Vs VDD Voltage




UVLO Voltage & Operation Current



Operation Current VS Load



UVLO (On) Voltage VS Temp



UVLO (Off) Voltage VS Temp

## OPERATION DESCRIPTION

### Over-view description



The AT3273 includes all necessary function to build an easy and cost effective solution for low power supplies to meet the international power conservation requirements.

### Start-up current

Startup current of AT3273 is designed to be very low so that VDD could be charged up above UVLO (exit) threshold level and device starts up quickly. Also a large value startup resistor can be used to minimize the power loss.

### Green Mode Operation (Patent)

At light load or no load condition, the switch loss become the major loss of the power supply, to reduce the power wasted in light and no load condition, based on a special designed voltage controlled oscillator, green mode operation of the power supply can be achieved by using AT3273. The controller will judge the load condition base on the voltage of FB pin. In light load the FB voltage will decrease, when VFB is lower than a set threshold voltage, a FB depending time (TR2) will be generated by the oscillator and decrease the operating frequency of the power supply, the minimum frequency is set about 22kHz. The function block and the working waveform can be depicted as below:



When VFB decrease further, the power supply will enter into burst mode operation to decrease the power consumed at no load condition. Besides there is no audible noise in any load condition.

### Built-in Slope Compensation and Frequency Shuffling

While AT3273 works in CCM mode, slope compensation and frequency shuffling is activated. The sensed voltage across the sense resistor is used for pwm control, and pulse by pulse current limit, Built-in slope compensation circuit adds a voltage




ramp onto the current sense input voltage. This greatly improves the close loop stability and prevents the sub-harmonic oscillation of peak current mode pwm control scheme.

To improve the EMI performance, the frequency of CCM mode is shuffling to  $65\text{kHz} \pm 4\%$

### Line Slope Compensation

Adjusting the  $R_{SENSE}$  can set the Max output power of the power supply mode. The current flowing by the power MOSFET has an extra value due to the system delay  $T$  that the current detected from the sense pin to power MOSFET cut off in the AT3273. To guarantee the output power is a constant for universal input AC voltage, there is a positive ramp signal to compensate the system delay  $T$  and the line input. At lower line-input voltage the higher OCP threshold will bring constant power OCP as below.



### Leading Edge Blanking

Each time when the power MOSFET is switched on, a turn-on spike will inevitably occur on the sense-resistor. To avoid premature termination of the switching pulse, a 300 nsec leading-edge blanking time is built in. Conventional RC filtering can therefore be omitted. During this blanking period, the current-limit comparator is disabled and it cannot switch off the gate driver.


### Gate Driver

The output stage of AT3273 is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increases efficiency and enhances reliability. The output driver is clamped by an internal 12V Zener diode in order to protect power MOSFET transistors against undesirable gate over voltage. A soft driving waveform is implemented to minimize EMI.

### Protect Functions

To increase the reliability of power supply system many protection functions is integrated in this controller, including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP), Over Temperature Protection(OTP), External Over Voltage Protection (OVP) and over voltage clamp, Under Voltage Lockout on VDD (UVLO). At overload condition when FB input voltage exceeds power limit threshold value for more than TD\_PL (power limit debounce time), the controller reacts to shut down the output power MOSFET. Device restarts when VDD voltage drops below UVLO limit. VDD is supplied by transformer auxiliary winding output. It is clamped when VDD is higher than threshold value. The power MOSFET is shut down when VDD drops below UVLO limit and device enters power on start-up sequence thereafter. Pin floating protection for CS, FB, RT is also added. While one of this happens, the GATE is turned off.

**SOT-26 Package (Unit: mm)**



SYMBOL	MIN.	NOM.	MAX.	SYMBOL	MIN.	NOM.	MAX.
A	–	–	1.45	e1	1.90 BSC.		
A1	–	–	0.15	L	0.30	0.45	0.60
A2	0.90	1.15	1.30	L1	0.60 REF.		
b	0.30	–	0.50	L2	0.25 BSC.		
c	0.08	–	0.22	R	0 10	–	–
D	2.90 BSC.			R1	0 10	–	0.25
E	2.80 BSC.			θ	0°	4°	8°
E1	1.60 BSC.			θ1	5°	10°	15°
e	0.95 BSC						