

Implementing the TL431 feedback loop

Christophe BASSO
 MOTOROLA SPS, Toulouse Center
 Avenue Eisenhower, BP1029, 31023 TOULOUSE Cedex France
 33 (0)5 61 19 90 12; e-mail: R38010@email.sps.mot.com

This paper details the numerous ways to implement a feedback network with an optocoupler and a TL431 when implementing shunt regulators. Depending on the configuration of the devices and the method used to measure the open-loop response, some unusual results may appear.

The shunt regulator

The optocoupler is used alone and delivers some current to a shunt regulator such as implemented by the MC3337X series or the MC44608. In these devices, the duty-cycle DC is adjusted by injecting a current into a feedback pin (FB). When the current is low or zero, the duty-cycle is pushed to the max (74% for the MC33370, 80% for the MC44608). If more current is pushed into the pin, the duty-cycle goes toward a few percents. The amount of current needed to go from full DC to null DC determines the PWM gain, assuming the measurement is carried upon a linear portion on the curve DC versus I_{FB} . According to these remarks, there are two ways to model the PWM chain but only one is valid to calculate the pole and zeroes created by the primary compensation network (MC3337X series only). **Figure 1** details how the duty-cycle conversion takes place :




Figure 1
 The complete PWM chain in a shunt regulator

As previously said, the FB corresponds to the input of a shunt regulator. To better understand the way it works, you can replace the shunt regulator by a power zener: when the voltage you apply on the FB pin is below the shunt breakdown level, no current flows into the pin and DC is maximum. When the FB level reaches the zener threshold, a current circulates in the pin and is converted into a lowering duty-cycle. First remark, in steady-state operation, the FB pin is at the shunt level as given in the data-sheet: 8.6V for the MC3337X series or 5V for the MC44608. You shall then provide the feedback current through a source whose value is, at least, two or three volts above the shunt value. Otherwise you will not reach the appropriate level to regulate and you will force the optocoupler to operate in low V_{CES} region where the conductance dI_C/dV_{CE} is rather poor.

For AC analysis, the FB pin can be replaced by the dynamic resistor of the power zener, dV_{zener}/dI_{diode} : 18Ω for the MC3337X series, 20Ω for the MC44608. This value gives you the AC impedance seen from the FB pin. On MC3337X series, it will dictate the locations of the pole and zeroes you create by adding capacitors around this pin. This is NOT the PWM gain, but rather an intermediate current/voltage conversion gain. The complete gain, as highlighted by figure 1, depends on the internal sawtooth amplitude (1.6Vpp for the 44608, 1.4Vpp for the MC3337X) and the maximum duty-cycle. The calculation of G is easily done following the steps:

MC44608

$$\Delta I_{FB} \text{ of } 2\text{mA} \rightarrow \Delta \text{DC of } 80\%$$

$$2\text{mA} \cdot 20\Omega = 40\text{mV}$$

$$80\% \text{ over } 1.6\text{Vpp} = 1.28\text{V}$$

MC3337X

$$\Delta I_{FB} \text{ of } 6\text{mA} \rightarrow \Delta \text{DC of } 74\%$$

$$6\text{mA} \cdot 18\Omega = 108\text{mV}$$

$$74\% \text{ over } 1.4\text{Vpp} = 1.036\text{V}$$

$$G = 20 \cdot \text{Log}\left(\frac{1.28}{40m}\right) = 30.1dB \quad G = 20 \cdot \text{Log}\left(\frac{1.036}{108m}\right) = 19.63dB$$

Finally since the internal FB dynamic impedance also participates to the gain, the complete PWM chain exhibits the following values:

$$\text{MC44608: } 30.1dB + 26dB_{20\Omega} = 56.1dB$$

$$\text{MC3337X: } 19.63dB + 25.1dB_{18\Omega} = 44.73dB$$

These results could also be simply replaced by some equivalent resistor R_{GAIN} that would perform the complete I/V translation to the latched comparator (right portion of figure 1 drawing):

$$\text{Duty-Cycle of MC44608} = 80\% (1.6V_{pp}) - R_{GAIN} \cdot I_{FB} \rightarrow R_{GAIN} = 640\Omega (20 \cdot \text{Log } 640 = 56.1dB)$$

$$\text{Duty-Cycle of MC3337X} = 74\% (1.4V_{pp}) - R_{GAIN} \cdot I_{FB} \rightarrow R_{GAIN} = 172.66\Omega (20 \cdot \text{Log } 172.66 = 44.7dB)$$

However, on the MC3337X series, we can place some capacitors across the FB pin to the ground in order to introduce pertinent poles and zeroes. The resistive value that shall be taken for the calculation is 18Ω . For the 44608, you can take either values 20Ω or 640Ω to evaluate the complete gain chain (FLYBACK + PWM + Compensation) since no other elements are disposed around the FB pin.

First case: the optocoupler is alone

This is the most economic case where the output voltage does not require a tight regulation. The optocoupler Light Emitting Diode (LED) is simply inserted in series with a zener diode. The output level is then close to $V_z + V_f$, with V_z the zener voltage and V_f the forward level of the LED. **Figure 2a** depicts this situation when a compensation network made of R_s and C_1 is added (MC3337X case).




Figure 2a and 2b

On the right side, a resistor R_p is added to refine the stabilization but it also *slightly* decreases the loop gain

The calculation steps are rather easy and will be reproduced all along this document. It consists in a) evaluating the LED current b) finding its relationship with I_{FB} or V_{PWM} c) derive the result to obtain the small-signal gain. However, in a so simple schematic, we can highlight the parasitic element the LED and the zener are made of (**figure 3a**). Taking into account that the perfect sources V_f and V_z do not move with V_{out} , the final

$$\text{equation for the LED current reduces to: } I_{LED} = \frac{V_{out}}{R_A + R_{dLED} + R_{dZ}}$$

$$I_2 = I_{LED} \cdot CTR$$

$$V_{PWM} = I_4 \cdot R_d = I_2 \cdot \frac{Z_1 \cdot R_d}{Z_1 + R_d} = I_{LED} \cdot CTR \cdot \frac{Z_1 \cdot R_d}{Z_1 + R_d}$$

$$V_{PWM} = \frac{V_{out}}{R_a + R_{dLED} + R_{dZ}} \cdot CTR \cdot R_d \cdot \frac{1 + \frac{1}{R_s \cdot C1 \cdot p}}{1 + \frac{1}{(R_s + R_d) \cdot C1 \cdot p}}$$

$$\frac{dV_{PWM}}{dV_{out}} = [R_d // R_s] \cdot \frac{CTR}{R_a + R_{dLED} + R_{dZ}} \cdot \frac{1 + \frac{1}{R_s \cdot C1 \cdot p}}{1 + \frac{1}{(R_s + R_d) \cdot C1 \cdot p}}$$

we then define a zero f_z and a pole f_p : $f_z = \frac{1}{2 \cdot \pi \cdot R_s \cdot C1}$ and, $f_p = \frac{1}{2 \cdot \pi \cdot (R_d + R_s) \cdot C1}$

In DC, the gain simplifies to: $DC_{gain} = \frac{R_d \cdot CTR}{R_a + R_{dLED} + R_{dZ}}$ while in high-frequency, when C1 is a

complete short: $HF_{gain} = \frac{[R_d // R_s] \cdot CTR}{R_a + R_{dLED} + R_{dZ}}$




Figure 3a and 3b

Since V_f and V_z do not vary in AC, we can put them to zero for the analysis

In some applications, it is interesting to increase the current flowing into the zener to gain in precision: the zener operates far away from its knee where dV_z/dI_{zener} is rather high. To implement this option, simply wire a resistor in parallel with the LED as **figure 2b** and **3b** show. In AC, R_p now comes in parallel with R_d and

affects the DC gain by: $DC_{gain} = \frac{1}{R_a + R_{dLED} // R_p + R_{dZ}} \cdot \frac{R_p}{R_p + R_{dLED}} \cdot CTR \cdot R_d$. When R_p becomes

infinite, this formula simplifies to the previous one. As we can imagine, with rather low values of R_{dLED} , the gain is *slightly* degraded by the presence of R_p .

Numerical application for figure 2a example:

- $R_d = 18\Omega$ $CTR = 1.8$ (180%)
- $C_s = 50\mu F$ $R_A = 270\Omega$
- $R_s = 3\Omega$ R_{dLED} and R_{dZ} are neglected.

- $DC_{gain} = -18.41dB$
- $HF_{gain} = -35.32dB$
- 1^{st} pole = 151Hz
- 1^{st} zero = 1.061kHz

The very low static-gain engendered by this configuration is not compatible with a good audiosusceptibility. The TL431 will help us to raise this poor value.

An integrator with the TL431 to boost the DC gain

By wiring a TL431 as depicted by **figure 4a**, we will offer better ripple rejection by rising the DC gain. We have removed the previous passive RC network, but their action is similar as the one calculated. Please note that V_o is split in two values: V_o and $k \times V_o$. In FLYBACK converters operating in Discontinuous Conduction Mode (DCM), the high secondary peak current generates a thin output spike when combined with the output capacitor's ESR. To fight against this problem, you can add a small series inductor of a few μH . Unfortunately, it also adds a second order high-frequency pole that you won't take into the final feedback path. You then split the feedback in two ways: a fast one with low gain through the LED anode ($k \times V_o$) and a low-frequency with high gain on the resistive divider (V_o). As a first remark, we can see that when either the TL431's gain or the network across it roll its gain to zero, we come back to figure 2a configuration. Therefore we cannot really roll the whole loop gain to zero! That is a typical pain of the TL431 but we can also turn it into an advantage as we will see later on.




Figure 4a
A TL431 helps to rise the gain in DC

Let us start by the DC analysis where C_f is open and in lack of feedback on the TL431, the node 1 is NOT at zero:

$$I_{LED} = \frac{k \cdot V_{out} - (V_f + V_z)}{R_A} \text{ with } V_z = \text{TL431's Anode-Cathode voltage.}$$

$$V_z = -V_{out} \cdot \frac{RL}{RU + RL} \cdot A_{VTL431} \text{ and } V_{pwm} = I_{LED} \cdot CTR \cdot R_d. \text{ The final equation for } V_{pwm} \text{ is then:}$$

$$V_{pwm} = \frac{k \cdot V_{out} - \left(V_f - \frac{V_{out} \cdot RL}{RL + RU} \right) \cdot A_{VTL431}}{R_A} \cdot CTR \cdot R_d$$

$$\frac{dV_{pwm}}{V_{out}} = \frac{k \cdot (RL + RU) + RL \cdot A_{VTL431}}{R_A \cdot (RL + RU)} \cdot CTR \cdot R_d \rightarrow \text{DCgain.}$$

In AC, the first I_{LED} equation still holds. But this time C_f closes the TL431 feedback path and maintains a true virtual ground on node 1: $V(1) = 0$ in AC. C_f creates an integrator with RU (RL does not play in AC because of the virtual ground) and the V_z parameter is expressed by:

$$V_z = -V_o \cdot \frac{1}{RU \cdot Cf \cdot p}$$

$$I_{LED} = \frac{k \cdot V_{out} - \left(V_f - V_{out} \cdot \frac{1}{RU \cdot Cf \cdot p} \right)}{R_A}$$

$$\frac{dV_{pwm}}{dV_{out}} = \frac{(k \cdot RU \cdot Cf + 1)}{RU \cdot Cf \cdot p} \cdot \frac{CTR \cdot Rd}{R_A} \rightarrow \text{ACgain with a pole } fp = \frac{1}{2 \cdot \pi \cdot RU \cdot Cf} \text{ and a zero located at } fz = \frac{1}{2 \cdot \pi \cdot k \cdot RU \cdot Cf \cdot p}.$$

To verify our calculations, a Spice engine is a very good tool. **Figure 4b** depicts an INTUSOFT's IsSpice4 (San-Pedro, CA) simulation schematic of the TL431 architecture.




Figure 4b

A Spice simulation schematic of the TL431 structure




Figure 4c

The Bode plot revealed after simulation

This example simulates a FLYBACK converter delivering a 112V level (e.g. in a TV application) while the LED is biased through an 8V winding. Therefore $k = 8/112 = 71.42m$. The optocoupler is replaced by a current-controlled current source with a gain of 2 (CTR = 200%) for simpler calculations. V10 is adjusted to keep a correct DC point (as the schematic values testify) and is AC modulated to draw the output Bode plot.




Figure 4c

A zener and a resistor is added




Figure 4d

and can be transformed into this network

Numerical application for figure 4b example:

$R_d = 15\Omega$ $CTR = 2$ (200%)
 $R_A = 270\Omega$ $TL431 \text{ gain} = 1000$
 $RU = 43.3k\Omega$ $R_L = 1k\Omega$
 $C_f = 100nF$ $k = 71.42m$

$DC_{gain} = 8dB$
 $HF_{gain} = -42dB$

The usual method consists in opening the loop at a place where ALL the feedback paths are gathered. The most difficult thing is to keep the operating point corresponding to the application. Various methods including injection transformers have been extensively described and relevant information can be found on Venable's Web site [1]. As long as you are able to open the loop and provide an AC modulated DC bias, you can generate a Bode plot of the SMPS with a network analyzer. **Figure 6a** depicts a multi-output SMPS using an MC44608 in a FLYBACK configuration. The loop has been purposely opened and the correct DC point is given by V10. Once the simulation has completed, we can a) see that the operating point is correct by printing the OP values in the schematic b) directly draw a Bode plot of the signal available at node 9 (feedback divider). The plot is available on **figure 6b**.




Figure 6a
The multi-output FLYBACK converter

To verify the validity of our approach, a real Bode plot has been measured using a network analyzer, as presented by **figure 6c**. The results are very similar.




Figure 6b
IsSpice4 simulation results

Figure 6c
A real Bode plot measurement

If we now add a simple optocoupler following **figure 7a** sketch, we should normally include the (low) gain associated to this network. However, the new gain plot measured at node 9 highlights a loss of more than -40dBs compared to the previous sweep! What append? The optocoupler used as in figure 7a implements a negative feedback coming from the auxiliary winding. As a matter of fact, if Vmodulation goes down, I_{LED} goes up as I_{FB}. But Vauxiliary or (k · Vout) goes up and tries to oppose the previous action. If things were well equilibrated, ΔVaux could perfectly compensate for ΔVmodulation and the corresponding ΔI_{FB} would be invariant. Actually, the system can be reduced to the following closed-loop configuration (**figure 7b**):




Figure 7b
The closed-loop system corresponding to figure 7a's sketch

The classical closed-loop equation can be used to describe the system: $G_{CL} = \frac{G_{OL}}{1 + k \cdot G_{OL}}$. Since G_{OL} is rather big, this equation simply reduces to $\frac{1}{k}$. With a feedback on the 8V and regulating the 112V, the final gain is $20\text{Log}\left(\frac{1}{0.071}\right)$ or 22.94dB (-33dB since we measure on node 9). If we now use the 18V, k becomes 0.2 and the new gain is 13.97dB. Figure 7c and 7c respectively compare the real measurement while using figure 7a sketch and the simulated results with a fixed bias voltage, a bias coming from the 8V and a bias coming from the 18V. With a fixed bias, k goes down to zero and the loop gain stays unchanged at G_{OL} .




Figure 7b
Measurements on node 9 with figure 7a technique




Figure 7c
The simulation shows a slight peaking due to CCM




Figure 7a
Implementing the optocoupler

The simulations show a slight gain peaking because the model has entered a light Continuous Conduction Mode (CCM) what the MC44608 naturally prevents by implementing a demag pin.

Deriving the bias level with a zener diode

Decoupling the 8V winding with a zener diode (figure 4c) certainly brings some benefits. The lowest k coefficient we have, the better it is to lower the influence of the LED anode circuit (gain G2 closer to 0dB). Two measurements have been carried with a 7.5V zener and a series resistor R1 of 680Ω and 1.5kΩ. Derived from the 14V rail we impose a bias current of 9.5mA in the first case, while it drops to 4.3mA in the second one. By looking at figure 7d chart, we can deduce both zener dynamic impedances:




Figure 7d
Dynamic zener impedance variations with bias current

With 680Ω, we impose 9.5mA and R_{dzener} equals: 2Ω. With the 1.5kΩ, we move a little bit back to the zener knee and R_d rises at 3.8Ω ($I_d = 4.3mA$). In the first case, k is evaluated at $\frac{R_{dzener}}{R_{dzener} + R1} = 2.93m$ while in the second case, k drops to 2.5m. The simulation results show higher gains probably because of the dynamic impedance of the zener model which is a bit smaller than in reality. However, the plot confirms that lowering the biasing resistance accordingly lowers the gain (k increases).

How these results impact the closed-loop system

In **figure 8a**, we have added the TL431 and the all the circuitry to make a complete closed-loop SMPS. We easily open the loop by inserting a 1kH inductor which opens in AC but keeps the DC point at the good value. An AC source is then coupled via a 1kF capacitor to actually sweep the SMPS.

When the continuous point is automatically kept at the right value, it is a child play to modify the parameters and watch how they affect the curves. Figure 8b has gathered various results where we see that changing the auxiliary winding from 8V to 18V changes the cross-over frequency but the phase margin is still good. The insertion of a 1.5kΩ + 7.5Vzener drastically degrades the transfer function. As we said, decreasing k pushes the zero toward higher frequencies and it does no longer provide a phase boost at low frequencies. As a result, the phase margin has vanished to a poor value and the supply is unstable. With a 8V feedback, the bandwidth is around 5kHz with a phase margin of 45°. The immediate benefit of Spice simulations is the ability

given to the designer to play with the parameters affecting the SMPS performance: ESRs, input voltage, loads etc.




Figure 8a
The complete closed-loop system

Another comfortable advantage lies in the facility with which the final bandwidth can be tailored to the designer needs.




Figure 8b
The closed-loop Bode plot of the FLYBACK SMPS

Conclusion

This paper has tried to gather some typical TL431 configurations. It shows how some anydyne configurations can drastically change the final system performance either in good or in bad. It also confirms the power of a simulation engine to help adapting the system performance to the application needs in a minimum of time.

1. <http://www.venableind.com/>