# **Chipown**

# GREEN POWER OFF LINE SMPS PRIMARY SWITCHE

#### **Features**

- 85v to 265v wide range AC voltage input
- A 730v MOSFET on the same silicon chip
- Auto start up with high voltage current source
- PWM with current mode control
- 10v to 39v wide range VCC voltage
- Fixed 55KHz switching frequency
- Automatic skip cycle mode in low load condition.
- Over temperature, over current and over voltage protection
- Auxiliary under voltage lockout with hysteresis

- Electromagnetic Oven power supplies
- Air Conditioner power supplies
- AC/DC LED Driver Applications


### **Package**

Туре	SOP8	DIP8
European (195-265 Vac)	8W	13W
US (85-265 Vac)	5 W	8W

### **Applications**

• Power AC/DC Adapters for Chargers


## **Typical Application**





# **Chipown**


## **Pin Configuration**



### **Pin Definitions**

Pin Number	Pin Name	Pin Function Description		
1,2	GND	Sense FET source terminal on primary side and internal control ground.		
3	COMP	Feedback input defines the peak drain MOSFET current.		
4	VCC	Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from SW via an internal switch during startup (see Internal Block Diagram section). It is not until VCC reaches them UVLO upper threshold (15.5V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.		
5,6,7,8	SW	The SW pin is designed to connect directly to the primary lead of the transformer and is capable of switching a maximum of 700V.		

## **Internal Block Diagram**



# **Chipown**

## **Absolute Maximum Ratings**

(T<sub>a</sub>=25°C, unless otherwise specified)

Symbol	Parameter	Value	Unit
$V_{SW}$	SW to GND Voltage (T <sub>j</sub> =25-125°C)	-0.3 730	V
$I_D$	Continuous VDMOS Drain Current	Internally limited	A
VCC	Supply Voltage	050	V
$I_{COMP}$	Feedback Current	3	mA
V <sub>ESDMM</sub>	Electrostatic Discharge:	200	V
	Machine Model ((R=0Ω; C=200pF)	200	V
V <sub>ESDHBM</sub>	Electrostatic Discharge:	2000	V
	НВМ	2000	V
$T_{j}$	Junction Operating Temperature	Internally limited	°C
T <sub>c</sub>	Case Operating Temperature	-40 to 150	°C
$T_{stg}$	Storage Temperature	-55 to 150	°C

# **Electrical Characteristic (Power)**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$\mathrm{BV}_{\mathrm{DSS}}$	VDMOS Breakdown Voltage	$I_D=1mA;$	730	750		V
		V <sub>COMP</sub> =2V	730			
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 500V;$			100	μΑ
		V <sub>COMP</sub> =2V;				
D	Static Drain-Source on Resistance	$V_{GS}=10V$		27	30	Ω
R <sub>DSON</sub>		$I_D = 0.4A;$				
T <sub>r</sub>	Rise Time	$I_D = 0.1A;$		50		ns
		V <sub>IN</sub> =300V				
$T_{ m f}$	Fall Time	$I_D = 0.2A;$		100		113
		V <sub>IN</sub> =300V		100		
C <sub>OSS</sub>	VDMOS Drain Capacitance	$V_{DS}=25V$		40		pF

# **Chipown**

## **Electrical Characteristic (Control)**

(T<sub>a</sub>=25°C, VCC=18V, unless otherwise specified)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
UVLO SEC	UVLO SECTION						
V <sub>START</sub>	VCC Start Threshold Voltage	V <sub>COMP</sub> =0V	14	15.5	17	V	
V <sub>STOP</sub>	VCC Stop Threshold Voltage	V <sub>COMP</sub> =0V	8	9	10	V	
V <sub>HYS</sub>	VCC Threshold Hysteresis		5.8	6.5	7.2	V	
OSCILLA	TOR SECTION		JI.				
F <sub>OSC</sub>	Initial Accuracy	$V_{STOP} \le VCC \le 35$ $V; 0 \le T_j \le 100$ °C	48	55	62	kHz	
ΔF/ΔΤ	Frequency Change With Temperature	$-25^{\circ}C \le T_{j}$ $\le +85^{\circ}C$		±5	±10	%	
FEEDBAC	K SECTION						
$I_{\text{COMP}}$	Feedback Shutdown Current	Tj=25°C, $V_{COMP} = 0V$		0.9		mA	
R <sub>COMP</sub>	COMP Pin Input Impedance	ID=0mA		1.4		kΩ	
CURRENT	LIMIT(SELF-PROTECTION)S	ECTION					
$G_{\mathrm{ID}}$	I <sub>COMP</sub> to I <sub>D</sub> Current Gain			320			
I <sub>LIM</sub>	Peak Current Limit	$T_j = 25$ °C	0.32	0.40	0.48	A	
$T_{\mathrm{D}}$	Current Sense Delay to Turn-Off	I <sub>D</sub> =0.2A			200	ns	
T <sub>B</sub>	Blanking Time				500	ns	
T <sub>ONMIN</sub>	Minimum Turn On Time				700	ns	
PROTECT	TON SECTION						
$T_{SD}$	Thermal Shutdown Temperature		140	170	-	°C	
T <sub>HYST</sub>	Thermal Shutdown Hysteresis			40		°C	
V <sub>OVP</sub>	Over Voltage Protection		39	43	47	V	
SUPPLY C	CURRENT SECTION						
I <sub>CH</sub>	Startup Charging Current			1		mA	
$I_{CHOFF}$	Start Up Charging Current in Thermal Shutdown	VCC=5V; $V_{DS}=100V$ $T_j > T_{SD}$			0.2	mA	
$I_{\mathrm{OP0}}$	Operating Supply Current (Control Part Only) Switching	$V_{COMP} = 0V$		4		mA	
$I_{OP1}$	Operating Supply Current (Control Part Only) Not Switching	$V_{COMP} = 2V$		2.6	5	mA	

### **Functional Description**

#### Startup

This device includes a high voltage start up current source connected on the SW of the device. As soon as a voltage is applied on the input of the converter, this start up current source is activated and to charge the VCC capacitor as long as VCC is lower than VSTART. When reaching VSTART, the start up current source is cut off by UVLO&TSD and the device begins to operate by turning on and off its main power MOSFET. As the COMP pin does not receive any current from the opto-coupler, the device operates at full current capacity and the output voltage rises until reaching the regulation point where the secondary loop begins to send a current in the opto-coupler. At this point, the converter enters a regulated operation where the COMP pin receives the amount of current needed to deliver the right power on secondary side.




Fig 1 Startup circuit

#### **Feedback**

A feedback pin controls the operation of the device. Unlike conventional PWM control circuits which use a voltage input, the COMP pin is sensitive to current. Figure 2 presents the internal current mode structure. The Power MOSFET delivers a sense current which is proportional to the main current. R2 receives this current and the current coming from the COMP pin. The voltage across R2 VR2 is




Fig 2 Feedback Circuit

then compared to a fixed reference voltage. The MOSFET

# **Chipown**

is switched off when VR2 equals the reference voltage.

#### Leading Edge Blanking (LEB)

At the instant the internal Sense FET is turned on, there usually exists a high current spike through the Sense FET, caused by the primary side capacitance and secondary side rectifier diode reverse recovery. Excessive voltage across the sense resistor would lead to false feedback operation in the current mode PWM control. To counter this effect, the device employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (typically 500ns) after the Sense FET is turned on.

#### **Under Voltage Lock Out**

Once fault condition occurs, switching is terminated and the Sense FET remains off. This causes VCC to fall. When VCC reaches the UVLO stop voltage, 9V, the protection is reset and the internal high voltage current source charges the VCC capacitor. When VCC reaches the UVLO start voltage, 15.5V, the device resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated.

### Thermal Shutdown (TSD)

The Sense FET and the control IC are integrated in the same chip, making it easier for the control IC to detect the temperature of the Sense FET. When the temperature exceeds approximately 170°C, thermal shutdown is activated, the device turn off the Sense FET and the high voltage current source to charge VCC. The device will go back to work when the lower threshold temperature about 140°C is reached.

### Over Voltage Protection (OVP)

In case of malfunction in the secondary side feedback circuit, or feedback loop open caused by a defect of solder, the current through the opto-coupler transistor becomes almost zero. Because excess energy is provided to the output, the output voltage may exceed the rated voltage, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. If VCC exceeds 43V, OVP circuit is activated resulting in termination of the switching operation. In order to avoid undesired activation




**Chipown** 

of OVP during normal operation, VCC should be properly

designed to be below 43V.

## **Reference Circuit**








# **Chipown**

# Package Dimensions (DIP8)

Size			Size			
	Min(mm)	Max(min)		Min(mm)	Max(min)	
symbol			symbol			
A	9.30	9.50	C2	0.50		
A1	1.524		C3	3.3		
A2	0.39	0.53	C4	1.57TYP		
A3	2.54		D	8.2 8.8		
A4	0.66TYP		D1	0.2	0.35	
A5	0.99TYP		D2	7.62 7.87		
В	6.3	6.5	Θ1	8°TYP		
С	7.2		Θ2	8°TYP		
C1	3.3	3.5	Θ3	5°TYP		









### **IMPORTANT NOTICE**

Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.