# A NOVEL SOFT-SWITCHING FULL-BRIDGE DC/DC CONVERTER: ANALYSIS, DESIGN CONSIDERATIONS, AND EXPERIMENTAL RESULTS AT $1.5 \mathrm{~kW}, 100 \mathrm{kHz}$ 

Rdchard Redl ${ }^{\circ}$
*Elf S.A.
Derrey-la-Cabuche
1756 Onnens
Switzerland
(41)(37)30-23-79

Nathan O. Sokal** Laszlo Balogh*
"Design Automation, Inc. 809 Massachusetts Avenue Lexington, MA 02173-3992 U.S.A. (617) 862-8998

## ABSTRACT

The addition of an external commutating inductor and two clamp diodes to the phase-shifted PWM full-bridge dc/dc converter substantially reduces the switching losses of the transistors and the rectifier diodes, under all loading conditions. We give analyses, practical design considerations, and experimental results for a $1.5-\mathrm{kW}$ converter with $60-\mathrm{V}, 25-\mathrm{A}$ output, operating at $100-\mathrm{kHz}$ clock frequency and $95 \%$ efficiency.

## I. INTRODUCTION

The switching losses in dc/dc converters can be reduced by using snubbers, or quasi-resonant or fully resonant circuits, or soft-switching circuits. Soft-switching is preferred because of these advantages:

- simpler control circuits
- simpler power circuit
- simpler analysis
- better exploitation of the power transistors and rectifler diodes
- high efficiency
- low EMI.

At power levels high enough to justify the use of four controlled switches, probably the best choice is the full-bridge soft-switching forward converter [1]-[3], [9], [10]. That converter is controlled by phase-shifted (four-state) PWM, as opposed to the parent circuit, the full-bridge forward converter with traditional (i.e., three-state) PWM.

The dynamic losses of the controlled switches in the fullbridge soft-switching converter are much smaller than in the parent circuit. However, the switching losses of the rectifier diodes are not diminished appreciably. The interaction of the reverse-recovery process of the rectifier with the leakage inductance of the transformer causes voltage overshoot and ringing. That can lead to excessive dynamic losses, EMI, or failure of the rectifier. The severity of the problem increases with increasing rectifier breakdown-voltage rating (needed for increasing output voltage), because the diode reverse recovery time increases with increasing voltage rating.

The voltage overshoot can be controlled by using soft-recovery rectiflers which have low di/dt during the current-fall section of the rectifier reverse recovery. A clamp can also be used for this purpose, e.g., as shown in [3] and [10]. In addition, RC snubbers connected across the rectifiers can reduce the ringing and can steer part of the switching losses to external resistors. Unfortunately all of the above are relatively inefficient and/or complex solutions to the problem. A simpler and more efficient solution would be desirable.

Fig. 1 shows such an improved circuit. By connecting a small external inductor $\mathrm{L}_{\mathrm{c}}$ in series with the primary winding of the power transformer and adding two low-current clamp diodes $D_{5}$ and $D_{6}$, we can reduce substantially the switching losses and voltage stresses of the rectifier diodes. The inductor $\mathrm{L}_{\mathrm{c}}$ also helps the soft switching of the transistors. We call $\mathrm{L}_{\mathrm{c}}$ the "commutating inductor."


Fig. 1. Full-bridge soft-switching dc/dc converter with commutating inductor and clamp diodes.

In this paper we shall discuss the following:
(1) the operating states and switch transitions of the converter,
(2) the conditions for ensuring lossless transitions at nominal load, at overload, and at zero load,
(3) the effect of the commutating inductor and the clamp diodes on the operation of the converter,
(4) practical considerations regarding control method, current sensing, gate-drive circuit, control and protection circuit, and
(5) experimental results for a $1.5-\mathrm{kW}$ current-mode-controlled $\mathrm{dc} / \mathrm{dc}$ converter ( 25 A at 60 V ), operating at $100-\mathrm{kHz}$ clock frequency and $50-\mathrm{kHz}$ switching frequency, and having an efficiency exceeding $95 \%$.

## II. OPERATING STATES AND SWITCH TRANSITIONS

## A. Operating States

Fig. 2 shows an equivalent circuit of the converter where the load network is transformed to the primary side of the power transformer T. $C_{1}$ and $C_{2}$ represent the sum of the stray and snubbing capacitors at the two poles of the bridge. $L_{1}$ is the leakage inductance and $\mathrm{L}_{\mathrm{m}}$ is the magnetizing inductance of the transformer.


Fig. 2. Equivalent circuit of the converter.
The converter has four states, determined by the four allowed on/off combinations of the switches. The states in which two diagonally opposite switches are conducting (e.g., $\mathrm{S}_{1}$ and $\mathrm{S}_{4}$ or $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ ) are called active. The states in which two switches on the same side of the power bus are conducting are called passive. Substantial energy flows in the converter only during the active state.

The two legs of the bridge ( $\mathrm{S}_{1}-\mathrm{S}_{2}$ and $\mathrm{S}_{3}-\mathrm{S}_{4}$ ) operate under significantly different conditions. ${ }^{2}$ The switching of one of the legs moves the converter from the active to the passive state. The switching of the other leg moves the converter from the passive to the active state. The leg which switches only from active to passive state is called the leading leg, because the active state leads in the switching process. The other leg, which switches only from passive to active state, is the tralling leg. Fig. 3 illustrates the operation of the converter by showing some of the fundamental waveforms.

(c)

(d)


Fig. 3. Waveforms illustrating the converter states and switch transitions: (a) trailing-leg voltage, (b) leading-leg voltage, (c) transformer voltage, (d) current drawn from the power source. "A" denotes the active state, " $B$ " denotes the passive state.

## B. Switch Transitions

1. Leading-Leg (Active-to-Passive) Transitions: Fig. 4 shows the equivalent circuit, which is used for determining the voltage-transition process of the leading leg. Here we assume that (a) the leading leg comprises the switch and diode combinations $\mathrm{S}_{1}-\mathrm{D}_{1}$ and $\mathrm{S}_{2}-\mathrm{D}_{2}$, (b) the transition starts with the opening of $S_{1}$, (c) the elements in the circuit are ideal (he., lossless and linear), and (d) the current $i_{L}(t)$ in the output filter inductance stays above zero during the transition. (The equivalent circuit of Fig. 4 is valid only if assumption (d) holds.) $I_{m}$ is the peak value of the magnetizing current, $I_{p}$ is the peak ${ }^{m}$ alue of the transformed filter-inductor current $\mathrm{I}_{\mathrm{L}}^{\mathrm{p}}(\mathrm{t})$, $\mathrm{V}_{0}$ ' is the transformed output voltage, and $\mathrm{v}_{\mathrm{C} 1}(\mathrm{t})$ is the voltage across $C_{1}$ (the leg voltage).


Fig. 4. Equivalent circuit for calculating the leading-leg transition.

A simple calculation results in the following time function for $\mathbf{v}_{\mathrm{Cl}}(\mathrm{t})$ :

$$
\begin{aligned}
v_{C 1}(t)= & v_{o}^{\prime} \frac{L_{m}}{L_{m}+L_{o}^{\prime}}(1-\cos \Omega t) \\
& -\left(I_{m}+I_{p}^{\prime}\right) \sqrt{\frac{L_{1}+L_{c}+L_{m} 1 / L_{0}}{C_{1}}} \sin \Omega t+V_{i n} \cos \Omega t
\end{aligned}
$$

## where

$$
\begin{equation*}
\Omega=\frac{1}{\sqrt{\left(L_{1}+L_{c}+L_{m}| | L_{o}^{\prime}\right) C_{1}}} \tag{2}
\end{equation*}
$$

We can obtain the time function of the leg voltage for a transition starting with the opening of $\mathrm{S}_{2}$ instead of $\mathrm{S}_{1}$ simply as

$$
\begin{equation*}
\mathrm{v}_{\mathrm{Cl}}(\mathrm{t})^{\prime}=\mathrm{v}_{\mathrm{in}}-\mathrm{v}_{\mathrm{Cl} 1}(\mathrm{t}) \tag{3}
\end{equation*}
$$

In practice, over a wide range of load current, only the beginning section of the transition can develop before the opposite diode begins to conduct. That section can be approximated as a linear function of time:

$$
\begin{equation*}
\mathrm{v}_{\mathrm{Cl}}(\mathrm{t}) \approx \mathrm{V}_{\mathrm{in}}-\mathrm{t}\left(\mathrm{I}_{\mathrm{m}}+\mathrm{I}_{\mathrm{p}}^{\prime}\right) / \mathrm{C}_{1} \tag{4}
\end{equation*}
$$

2. Trailing-Leg (Passive-to-Active) Transitions: Fig. 5 shows the equivalent circuit used for determining the voltage transition process of the trailing leg. This equivalent circuit is simpler than that for the leading leg, because here the transformer is shorted-circuited by the forward-biased rectifierdiode bridge.


Fig. 5. Equivalent circuit for calculating the trailing-leg transition.

The current $I_{1}$ of the current source in the equivalent circuit is less than was the total current $I_{m}+I_{p}$ for the leading-leg transition. The reason is that part of the energy stored in the inductances of the circuit at the beginning of the previous transition was lost during the transition process. $\mathrm{I}_{1}$ can be calculated from the equation

$$
\begin{equation*}
-\mathrm{C}_{1} \mathrm{dv}_{\mathrm{C} 1}(\mathrm{t} 1) / \mathrm{dt}=\mathrm{I}_{1} \tag{5}
\end{equation*}
$$

where $t_{1}$ is the time needed to complete the voltage transition of the leading leg, ie., to have the voltage across $\mathrm{C}_{1}$ swing from $V_{\text {in }}$ to zero. $t_{1}$ can be determined from the following equation:

$$
\begin{equation*}
v_{C l}\left(t_{1}\right)=0 \tag{6}
\end{equation*}
$$

For the practical case, where the energy stored in the circuit inductances is much larger than the energy change in capacttor $C_{1}$, we can use the approximation $I_{1} \approx I_{m}+I_{p}$ instead of the exact solution of (5).

The voltage across $\mathrm{C}_{2}$ is

$$
\begin{equation*}
v_{C 2}(t)=I_{1} \sqrt{\frac{L_{1}+L_{c}}{C_{2}}} \sin \Omega t \tag{7}
\end{equation*}
$$

Unlike the case of the leading-leg transition, (7) usually cannot be approximated with a linear time function, even close to full load. The reason is that the total circuit inductance is much less than in the previous equivalent circuit, and
so is the energy stored in it. The total energy is usually of the same order of magnitude as the change in the stored energy of $\mathrm{C}_{2}$ during the transition; therefore the linear approximation does not hold.

## III. CONDITIONS FOR LOSSLESS TRANSITIONS

In order to achieve high efficiency in a dc/dc converter, low switching losses must be maintained over a wide range of operating conditions. In the soft-switching full-bridge converter, the turn-off losses can be reduced by faster gate turnoff and by having snubber capacitors in parallel with the switches. Turn-on losses result if the switches discharge partially charged capacitors $C_{1}$ or $C_{2}$. To ensure lossless transitions of the trailing leg, two conditions must be met: (1) the energy stored in the circuit inductances must be sufficlent to swing the voltage of capacitors $\mathrm{C}_{1}$ or $\mathrm{C}_{2}$ all the way to the other power bus and (2) the switch must be turned "on" actively while current flows in its antiparallel diode. Because a full swing of the voltage of the leading leg can develop under any operating conditions, only condition \#2 applies for the transitions of that leg.

## A. Conditions for Lossless Transition of the Leading Leg

The turn-on of the switch must be delayed by at least the legvoltage transition time to meet condition \#2. Below, we calculate the required turn-on delay for the three mostimportant cases: full load, shorted output, and zero load. In each case, we begin by determining the transition time.

1. Turn-On Delay at Full Load: At full load the linear approximation of the transition is usually valid. Thus the transition time is

$$
\begin{equation*}
t_{t r, l e a d i n g}=\frac{V_{i n} C_{1}}{I_{m}+I_{p}^{\prime}} \tag{8}
\end{equation*}
$$

For lossless transition, the delay time $t_{d}$ must be larger than that given in (8). However, the delay time must not exceed the minimum duration of the passive state. From those two requirements, after eliminating $I_{m}$ and $I_{p}$ ', the following bounds can be obtained for the delay mime:

$$
T\left(1-\frac{V_{o}}{V_{i n, m i n} N}\right)>t_{d, l e a d i n g}>\frac{V_{i n, e x t} C_{1}}{\frac{V_{0} T}{2 L_{m} N}+\frac{V_{o} T N}{2 L_{0}}-\frac{V_{0}^{2} T}{2 V_{i n, e x t} L_{o}}+I_{o} N}
$$

where T: clock period (half of the switch period),
$\mathrm{V}_{\mathrm{o}}$ : output voltage,
$\mathrm{L}_{\mathrm{o}}$ : output filter inductor,
$I_{o}$ : load current,
$\mathrm{V}_{\mathrm{in}, \text { min }}$ : mindmum allowed value of $\mathrm{V}_{\mathrm{in}}$, and
$\mathrm{V}_{\mathrm{in}, \text { ext }}$ : that value of the input voltage which maximizes the right-hand side of the inequality; depending on the particular parameter
combinations, it is either the minimum or the maximum of $\mathrm{V}_{\mathrm{fn}}$.
2. Turn-On Delay at Shorted Output: At shorted output, with pulse-by-pulse peak-current-limiting overload protection [4], the active state is always of short duration; therefore the magnetizing current is negligible. Also, if substantial foldback is used in the overload protection, the current in the circuit inductances may be so small that the linear approximation is no longer applicable.

From (1), the lower limit of the delay time is
$t_{d, \text { leading }}>\sqrt{L_{t} C_{1}} \arctan \frac{V_{i n, \max } \sqrt{C_{1}}}{I_{0} N L_{t}}$,
where $L_{t}=L_{1}+L_{c}+L_{m} \mid I L_{0} / N^{2}$.
The upper limit is equal to the duration of the passive state. At shorted output, it is easy to set the delay below that limit, because the duration of the passive state is only slightly shorter than the switch period $T$.
3. Turn-On Delay at Zero Load: At zero load, the duration of the active state approaches zero, and both the magnetizing current and the load current disappear. However, the output voltage remains at its nominal value. This means that the output filter inductor will not have much influence on the transition process. For this case, we can obtain an upper limit for the transition time from the simple equivalent circuit in Fig. 6. The minimum delay time for lossless transition must be larger than the maximum transition time, that is
$\mathrm{t}_{\mathrm{d}, \text { leading, } \min }>\mathrm{t}_{\mathrm{tr}, \text { leading, } \max }=\frac{\pi}{2} \sqrt{\mathrm{C}_{1}\left(\mathrm{~L}_{\mathrm{c}}+\mathrm{L}_{1}+\mathrm{L}_{\mathrm{m}}\right)}$.


Fig. 6. Equivalent circuit for calculating the upper Iimit for the transition time of the leading leg.

The minimum value for the delay time at zero load is usually much larger than that allowed from the minimum duration of the passive state. A practical compromise is to set the delay time according to (9) and to tolerate the turn-on switching losses at, or close to, zero load, where the conduction losses become negligible anyway. If those switching losses are not acceptable, they can be eliminated by additional inductors and capacitors [5].

## B. Conditions for Lossless Transition of the Tratling Leg

The first condition for lossless transition is to have enough current in the leakage inductance $\mathrm{L}_{1}$ and in the commutating inductance $L_{c}$ to swing the leg voltage all the way to the other power bus. The required minimum current is found from the
energy equation as

$$
\begin{equation*}
I_{1, \min }=V_{\mathrm{fn}, \max } \sqrt{\mathrm{C}_{2} /\left(\mathrm{L}_{1}+\mathrm{L}_{\mathrm{c}}\right)} \tag{12}
\end{equation*}
$$

The second condition relates to the turn-on delay. The required minimum delay time is determined by the transition time needed for a full swing of the leg voltage. The maximum allowable delay time is determined by the time needed to return the total energy stored in the leakage and commutating inductances to the input power source.

The minimum and maximum values of the delay time can be calculated with the help of the equivalent circuit shown in Fig. 7. The circuit is the same as that in Fig. 5, with the addition of a diode which clamps the leg voltage at $\mathrm{V}_{\mathrm{in}}$. Fig. 8 shows the circuit waveforms.


Fig. 7. Equivalent circuit for calculating the turn-on delay of the trailing leg.




Fig. 8. Waveforms in the circuit of Fig. 7.
The required minimum delay time is

$$
\begin{equation*}
t_{d, \text { tralling, } \min }=\sqrt{\left(\mathrm{L}_{1}+\mathrm{L}_{\mathrm{c}}\right) \mathrm{C}_{2}} \arcsin \frac{\mathrm{~V}_{\mathrm{in}, \max } \sqrt{\mathrm{C}_{2}}}{\mathrm{I}_{1} \sqrt{\left(\mathrm{~L}_{1}+\mathrm{L}_{\mathrm{c}}\right)}} \tag{13}
\end{equation*}
$$

$$
\begin{align*}
\mathrm{t}_{\mathrm{d}, \text { trading, max }}= & \sqrt{\left(\mathrm{L}_{1}+\mathrm{L}_{\mathrm{c}}\right) \mathrm{C}_{2}} \arcsin \frac{\mathrm{~V}_{\mathrm{in}, \min } \sqrt{\mathrm{C}_{2}}}{\mathrm{I}_{1} \sqrt{\left(\mathrm{~L}_{1}+\mathrm{L}_{\mathrm{c}}\right)}} \\
& +\frac{\mathrm{I}_{1}\left(\mathrm{~L}_{1}+\mathrm{L}_{\mathrm{c}}\right)}{\mathrm{V}_{\mathrm{in}, \min }} \arcsin \frac{\mathrm{~V}_{\mathrm{in}, \min } \sqrt{\mathrm{C}_{2}}}{\mathrm{I}_{1} \sqrt{\left(\mathrm{~L}_{1}+\mathrm{L}_{\mathrm{c}}\right)}} . \tag{14}
\end{align*}
$$

The normalized minimum and maximum delay times are plotted in Fig. 9 as functions of the normalized current. As can be seen, lossless transition of the trailing leg is not achievable below a certain minimum current, given by (12) Above that minimum current, lossless transition of the trailing leg is possible only if the delay time is between the two boundaries shown in Fig. 9.


Fig. 9. The boundaries of turn-on delay for lossless transition of the tratling leg.

An optimum delay time can be inferred from Fig. 9. The optimum delay is that which produces lossless switching over the widest possible range of current, te., the delay time at the left edge of the area enclosed by the boundary curves in Fig. 9. The optimum delay time is independent of the input voltage. Its value is

$$
\begin{equation*}
\mathrm{t}_{\mathrm{d}, \text { trailling,opt }}=\pi \sqrt{\mathrm{C}_{2}\left(\mathrm{~L}_{\mathrm{c}}+\mathrm{L}_{\mathrm{l}}\right)} \tag{15}
\end{equation*}
$$

Differences in the transition of the tralling leg at full load, at shorted output, and at zero load are due only to the different values of $I_{1}$.

1. I at Full Load: The current is very nearly equal to that of the leading leg, ie.,

$$
\begin{equation*}
I_{1}=I_{m}+I_{p}^{\prime} \tag{16}
\end{equation*}
$$

From elementary calculations

$$
\begin{equation*}
\mathrm{I}_{\mathrm{m}}=\mathrm{V}_{\mathrm{o}} \mathrm{~T} / 2 \mathrm{~L}_{\mathrm{m}} \mathrm{~N} \tag{17}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{p}^{\prime}=N\left(I_{o}+V_{o} T / 2 L_{o}\right)-V_{0}^{2} T / 2 V_{i n} L_{o} \tag{18}
\end{equation*}
$$

2. I 1 at Shorted Output: In this case both the magnetizing current $I_{m}$ and the ac component of the current in the filter inductor are negligible. Thus

$$
\begin{equation*}
\mathrm{I}_{1}=\mathrm{NI}_{\mathrm{o}} \tag{19}
\end{equation*}
$$

3. $I_{1}$ at Zero Load: At zero load the only current available for swinging the voltage of the trailing leg is that previously developed during the transition of the leading leg. That current is

$$
\begin{equation*}
\mathrm{I}_{1}=\mathrm{V}_{\mathrm{in}} \quad \mathrm{C}_{1} \sqrt{\left(\mathrm{~L}_{1}+\mathrm{L}_{\mathrm{c}}+\mathrm{L}_{\mathrm{m}}\right)} \tag{20}
\end{equation*}
$$

This current is usually much smaller than the required minimum for lossless transition given in (12). Although highly asymmetrical capacitance values for the snubber capacitors (ie., $\mathrm{C}_{1} \gg \mathrm{C}_{2}$ ) somewhat help the situation, it is still very difficult to ensure lossless transition at zero load. As a solution, the idea introduced in [5] can be used. Note, however, that the excess switching losses can probably be tolerated without extra heat-sinking capacity. The reason is that the reduction in the conduction losses is usually smaller than the increase in the switching losses.

## IV. THE EFFECT OF THE COMMUTATING INDUCTOR AND THE CLAMP DIODES ON THE OPERATION OF THE CONVERTER

## A. The Commutating Inductor

As is clear from (12), the minimum current for lossless transition of the trailing leg is inversely proportional to the square root of the source inductance (the sum of the leakage inductance and the inductance of the commutating inductor). Therefore, in order to maintain lossless transition at light load, it is desirable to have a large commutating inductor. Another side benefit of that inductor is that it reduces the reflected reverse peak current caused by the charge storage in the rectffier diodes. As a first approximation, the reverse peak current is inversely proportional to the source inductance.

However, the inductive source impedance causes voltage overshoot during the decaying portion of the reverse current in the diodes. The magnitude of the overshoot depends on the rate of the current decay and also on the inductance. The rate of the current decay is determined by (1) the doping profile, (2) the recombination time constant, and (3) the charge distribution at the instant the diode ceases to support the externally forced reverse current. Increasing the source inductance will not help; in the practical range of commutating inductance values the current decay rate does not diminish fast enough to compensate for the increase in the inductance.

Due to the interaction between the junction capacitance and the source inductance, voltage overshoot and ringing will develop even with devices which do not have minority charge carrier storage (e.g., Schottky diodes). Fig. 11 of [1] illus-
trates this effect. That figure shows a ringing with $30-\mathrm{V}$ amplitude on a nominal transformer secondary voltage of approximately 38 V. Figs. 9 and 11 of [10] show waveforms of a circuit where high-voltage PN-junction diodes were used for rectification. In that circuit, a dissipative clamp limits the voltage overshoot across the rectifier diodes, but we can still observe a severe ringing. This is also not desirable because (1) the excess losses caused by the circulating current and the dissipation in the clamp circuit reduce the efficiency, and (2) the ringing might generate a spectral line in the radiated nose proflle of the unit above the allowed EMI limit.

## B. The Clamp Diodes

The voltage overshoot and ringing can generate excessive dynamic losses or unacceptable EMI. Fallure of the fragile rectifier diodes can also occur. The overshoot and ringing can be controlled by methods listed in the introductory section of this paper (soft-recovery diodes, RC snubbers, or dissipative clamps) but none of those is a good cure to the problem. However, by selecting a large commutating inductance to leakage inductance ratio, we obtain an interesting solution: we can clamp the junction of the transformer and the commutating inductor to the supply ralls with two diodes, as shown in Fig. 1. As a first approximation, the clamping will reduce the voltage overshoot in proportion to the ratio of those two inductances.

In the converter, rectifier diode turn-off occurs at each passive-to-active transition. During the passive state, both rectifier diodes conduct, although not evenly. The diode which was "on" during the previous active state will carry most of the load current. This can be explained as follows. The commutation of the current from the conducting diode to the other diode is hindered by the leakage inductances of the transformer and by the lack of sufficient voltage to force the commutation. In a bridge converter with traditional PWM control, in the passive state the diodes would share the current equally, except for a small difference due to the magnetizing current. By using phase-shifted PWM in a bridge converter, in the passive state the transformer primary is shorted out by two conducting switches. At the beginning of that state the full load current is carried by only one diode, and only a few hundred millivolts -- the difference between the forward voltage drops of the diodes with close to full and close to zero current -- are available for changing the current. Usually even the full duration of the passive state is not sufficient to change the currents noticeably.

Surprisingly, however, a small downward step can still be observed in the transformer primary current at the active-topassive transition. The photo in Fig. 10, taken from a $1.5-\mathrm{kW}$ converter, illustrates this observation. (The step can also be seen in Fig. 12d of [1].) The fundamental reason for that step is that the sum of the load current and the magnetizing current must charge up the various capacitances around the transformer. Those are: the junction capacitance of the nonconducting rectifier diode, the capacitance of the RC snubber (ff any) across the same rectiffer diode, and the different stray capacitances of the transformer. The total available charging current will be divided in two; the larger part will flow in capacitance $C_{1}$, the smaller part will flow in the capacitances around the transformer. The ratio of the two currents is proportional to the corresponding capacitances.


Fig. 10. Transformer primary current in $1.5-\mathrm{kW}$ converter. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=20 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(2 \mathrm{~A} /$ div., 2.5 $\mu \mathrm{s} / \mathrm{div}$.)

1. Currents in the Clamp Diode: The small difference between the transformer primary current and the current in the commutating inductor flows through one of the two clamp diodes. Fig. 11 shows the current in a clamp diode together with the voltage across a secondary winding of the transformer.


Fig. 11. Current in a clamp diode (upper trace) and voltage across a secondary winding (lower trace). $\mathrm{V}_{\mathrm{t}}=370$ $\mathrm{V}, \mathrm{I}_{\mathrm{o}}=20 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(0.5 \mathrm{~A} /$ div., $50 \mathrm{~V} /$ div., 2.5 $\mu \mathrm{s} / \mathrm{drv}$.)

The clamp diode carries current not only during the passive state. As can be seen in Fig. 11, a slowly decaying current pulse flows through the diode at the beginning of the active state. The origin of that current pulse is the following. Due to charge storage in the rectifier diode and various capacitances around the transformer and the rectifier an excess current develops in the commutating inductor during the passive-to-active transition. The excess current is the sum of the reverse peak current of that rectifier which is turned "off" during the transition plus the current needed to charge up the transformer, junction, and snubber capacitances. The excess current is carried by the clamp diode connected to the same power rail as the then conducting switch of the tralling leg. The current pulse decays to zero with a slope equal to the slope of the primary current of the transformer (ie., the
sum of the slope of the magnetizing current and the reflected filter inductor current).
2. Switching Losses in the Clamp Diode: A clamp diode turns "off" twice in each clock period. The first turn-off which happens during the active state is virtually lossless because of the slow decay rate of the current. The second turn-off takes place at the end of the passive state. Here the rate of decay of the current is much larger, approximately $\mathrm{V}_{\mathrm{f}} /\left(\mathrm{L}_{\mathrm{c}}+\right.$ $L_{1}$ ). Considerable switching loss is expected in the diode ${ }^{c}$ at this turn-off.

The diode voltage and current are shown in Fig. 12.


Fig. 12. Voltage across a clamp diode (upper trace) and current in the same clamp diode (lower trace). $\mathrm{V}_{\mathrm{in}}=$ $370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=25 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(100 \mathrm{~V} / \mathrm{div} ., 0.5 \mathrm{~A} / \mathrm{div} .$, $2 \mu \mathrm{~s} / \mathrm{div}$.)

In order to reduce the switching loss, we must use a fast clamp diode. Also, the magnitude of the current should be kept at minimum. This can be achieved by (1) using the minimum amount of snubber capacitances, (2) selecting lowcapacitance rectifiers, and (3) employing low-capacitance winding technique for the transformer. However, except for the snubber capacitances, the other capacitive components cannot be reduced significantly. If the switching loss becomes a problem, a small RC snubber from the junction of the clamp diodes to ground or to the other end of the commutating inductor might provide a solution. Note that in the $1.5-\mathrm{kW}$ converter $1-\mathrm{A}$ diodes were used with good results without extra snubbers or heat sinking.

## V. PRACTICAL CONSIDERATIONS

## A. Control Methods

Both voltage-mode and current-mode control can be used in the converter. With voltage-mode control, however, the problem of transformer volt-second unbalance appears [6]. Although it is possible to eliminate the static unbalance with a coupling capacitor connected in series with the primary winding [1], [3], [9], [10], it is better to use current-mode control with its many side benefits, including automatic voltsecond balance [6] without a series capacitor. ([2] describes a practical example with current-mode control.) In our design we used current-mode control, too. Aside from some minor details, the design and compensation of the feedback system is not different from that for a traditional bridge converter,
therefore we shall not discuss it here. However, the location of the current sensor is important.

1. Location of the Current Sensor: The current cannot be sensed with a current transformer in series with the primary winding of the transformer. The reason is that a circulating dc current can develop in the primary circuit which can cause saturation of the power transformer and/or the current transformer and can prevent the normal operation. That circulating dc current cannot be detected by a current transformer. [2] recommends that two current transformer be used in series with the two switches of the trailing leg. This is a workable solution, but a single current transformer is sufficient if located properly. We place the current sense transformer in series with one of the power rails, e.g., the negative ratl, as shown in Fig. 13. The only condition for the proper operation of this scheme is that the passive state be long enough that the current transformer be able to reset during that state. Note that a sense resistor can also be used in place of the current transformer if loss or noise considerations allow it. That solution works even at zero duration of the passive state. Note further that in case of a true dc current sensor which can detect signals of both positive and negative polarity (e.g., a Hall sensor), placing the sensor in series with the primary winding of the transformer is acceptable.


Fig. 13. Location of the current-sense transformer.
[7] gives details of a computer-aided study for voltage-mode control and for two different kinds of current-mode control for the converter. The two kinds of current-mode control differ in the origin of the current signal. In one case, the current signal originates from the primary current, in the other case it originates from the filter inductor current. Unfortunately, the study falls to note that primary current sensing does not work in a converter with capacitively coupled power transformer (the one studied in that paper) unless spectal measures are applied to prevent the voltage runaway across the coupling capacitor [8]. Sensing the output filter inductor is acceptable but it has some drawbacks: (1) the coupling capacitor is definitely required because there is no direct control over the circulating current in the primary circuit, (2) there is no protection against transformer saturation caused by temporary volt-second unbalance (e.g., triggered by a load transient), and (3) the magnetizing current cannot be used as compensating ramp (needed at constant-frequency currentmode control to avoid subharmonic instability).

## B. Gate Drive Circuit

Fig. 14 shows the gate-drive circuit used in our $1.5-\mathrm{kW}$ converter. The circuit provides drive signal for two MOSFET switches in one leg. Its operation is as follows. The control circuit generates two signals each of which has somewhat less than $50 \%$ duty ratio. The falling edge of one of the signals is followed by the leading edge of the other signal with a delay $t_{d}$ necessary for lossless transition. The two signals drive two buffer stages (In our case two channels of a TSC427 IC), which in turn drive a transformer with two secondary windings. One of the two MOSFET switches is turned "on" through a forward-blased diode connected in series with a secondary winding. Then, during the delay time, the outputs of both buffers are at ground, and the transformer is effectively shorted. In this state both MOSFETs are kept "off" by the npn transistors. The sequence repeats for the other switch at the arrival of the next positive-going edge of the control signal.


Fig. 14. Gate-drive circult.
This drive circuit is simple, it provides fast turn-off, and it does not reverse-blas the gates unnecessarily. This reduces the dissipation for the buffer stages to half of the dissipation of a drive with the same gate-voltage swing in the positive and negative directions.

## C. Control and Protection Circuit

At the time this equipment was developed, no IC controller was available for generating the phase-shifted PWM signal with current-mode control. We used a push-pull current-mode-control chip (UC3846) with additional logic gates and RC delay members to generate the four control signals for the gate drive clrcuits.

Fig. 15 shows the fundamental waveforms of the control circuit. A is the sensed current signal, B is one output signal of the push-pull control IC, C is the other output signal of the control IC, D is a control signal for the first gate drive circuit (for the tralling leg), E is a control signal for the second gate drive circuit (for the leading leg). The signals D and E must be processed further (they must be inverted and passed through delay-time setting circuits) before they can be actually used for controlling the gate drivers.

As can be seen from the waveforms, the two rising edges or the two falling edges of the output signals from the control IC define the two basic control signals for the two legs of the converter. Those control signals stay at a low or high value if the IC is disabled by the housekeeping circuitry during startup, turn-off, or fault. Also, during load transients, the duty ratio of signal E can deviate temporarily from $50 \%$. All those events can cause saturation of the drive transformer. The


Fig. 15. Fundamental waveforms of the control circuit.
saturation of the drive transformer is undesirable because it can lead to fatlure of the buffer stages and/or it can generate ringing which might turn "on" both switches in a leg simultaneously, with catastrophic consequences.

A simple "watchdog" circuit will prevent the drive-transformer saturation. That circuit comprises a retriggerable monostable multivibrator which is triggered by the edges of stgnal E, plus four gates. The gates let the four control signals through when the output of the multivibrator is "high." otherwise they inhibit the path. The timing of the multivibrator is set somewhat above the clock period. If the time elapsed between two successive edges exceeds the set timing of the multivibrator, the control signals are inhibited and the drive transformer is shorted. Thus, transformer saturation becomes impossible.

## VI. EXPERIMENTAL RESULTS

We built and tested a converter with $1.5-\mathrm{kW}$ output power ( 60 V .25 A ), operating from a regulated $370-\mathrm{V}$ source (the output of a unity-power-factor boost converter operating from a 230 Vac power mains). The parameters of the circuit (shown in Fig. 1) are:
$Q_{1}-Q_{4}:$ IRFP460 each,
$\mathrm{D}_{7}, \mathrm{D}_{8}$ : BYV72 each, two diodes in a package paralleled, 68 $\Omega$ in series with 2.2 nF across each pair of paralleled diodes,
$D_{5}, D_{6}:$ MUR150 each,
$\mathrm{n}_{1}=20$ turns, $\mathrm{n}_{2}=4$ turns, $\mathrm{L}_{\mathrm{m}}=3 \mathrm{mH}, \mathrm{L}_{1}=3 \mu \mathrm{H}$,
transformer core: E70, N27,

$$
\begin{aligned}
& \mathrm{L}_{\mathrm{c}}=15 \mu \mathrm{H}, \\
& \mathrm{~L}_{\mathrm{o}}=70 \mu \mathrm{H}, \\
& \mathrm{C}_{1}: 2 \times 270 \mathrm{pF}+2 \times \mathrm{C}_{\mathrm{oss}} \text { of the IRFP460 MOSFET switch, } \\
& \mathrm{C}_{2}: 2 \times \mathrm{C}_{\mathrm{oss}} \text { of the IRFP460 MOSFET switch, }
\end{aligned}
$$

clock period: $10 \mu \mathrm{~s}$, switch period: $20 \mu \mathrm{~s}$.

Figs. 10 to 12 showed some of the waveforms of the converter; Figs. 16 to 24 show more waveforms.

Figs. 16 to 18 present the currents in a switch of the leading leg and the trailing leg, and in a rectifier diode. As is clearly visible, the rates of transitions of the leading edges of the switch currents and both edges of the rectifier current are well controlled, thanks to the presence of the commutating inductor. Although at the time this paper was written no EMI measurements were completed, we expect little difficulty in meeting the usual requirements.

Figs. 19 and 20 show the transitions of the leg voltages at $80 \%$ load current and at $25 \%$ load current. Both transitions are lossless at 80\% load (Fig. 19), and the transition times are about 100 ns . At $25 \%$ load (Fig. 20) the transition times slow down to about 300 ns . The leading-leg transition remains lossless. The trailing leg cannot swing all the way to the other power rail, but the estimated loss due to the discharge of $\mathrm{C}_{2}$ by $\mathrm{G}_{3}$ is still negligible (less than $0.1 \%$ of the full load).


Fig. 16. Current in a switch of the leading leg. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}$, $\mathrm{I}_{\mathrm{o}}=25 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(2 \mathrm{~A} / \mathrm{div} ., 2 \mu \mathrm{~s} / \mathrm{div} .)^{\mathrm{n}}$


Fig. 17. Current in a switch of the tralling leg. $\mathrm{V}_{\text {in }}=370 \mathrm{~V}$, $\mathrm{I}_{\mathrm{o}}=25 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(2 \mathrm{~A} / \text { div., } 2 \mu \mathrm{~s} / \mathrm{dvv} .)^{\mathrm{n}}$


Fig. 18. Current in a rectifier diode. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=25 \mathrm{~A}$, $\mathrm{V}_{\mathrm{o}}=53.5 \mathrm{~V}$. ( $\left.11 \mathrm{~A} / \mathrm{div} ., 2 \mu \mathrm{~s} / \mathrm{div}.\right)$


Fig. 19. Leg-voltage transitions in the converter. Upper trace: trailing leg, lower trace: leading leg. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=$ $20 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(100 \mathrm{~V} /$ div., $100 \mathrm{~ns} /$ div. $)$


Fig. 20. Leg-voltage transitions in the converter. Upper trace: trailing leg, lower trace: leading leg. $\mathrm{V}_{\text {in }}=370 \mathrm{~V}, \mathrm{I}_{0}=$ $6.25 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .(100 \mathrm{~V} /$ div., $100 \mathrm{~ns} /$ div.)

To illustrate the beneficial effect of the commutating inductor, Fig. 21 shows the voltage transition at the trailing leg with the inductor removed by connecting a short-circuit across it. The load current was 12.5 A in this test. Without the inductor in the circuit, the leg voltage swings up to only 60 V and then swings back to zero. Then the switch charges the leg capacitance through the entire voltage transition of 370 V ; the transition is lossy. The transition loss amounts to about $0.5 \%$ of full load, a significant amount in a circuit with more than $95 \%$ efficiency.


Fig. 21. Transition of the tralling leg with commutating inductor shorted-out. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=12.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V}$. ( $100 \mathrm{~V} / \mathrm{div} ., 50 \mathrm{~ns} / \mathrm{div}$. )

Figs. 22 to 24 show the effect of the commutating inductor and the clamp diodes on the waveforms of the rectifier diodes. Fig. 22 shows the voltage across the diode with the commutating inductor short-circuited, with $50 \%$ load. As the photo illustrates, the transition of the diode voltage is very abrupt, and the voltage overshoots above the plateau by about 40 V .


Fig. 22. Rectifier current and reverse voltage at turn-off. The commutating inductor is shorted. $\mathrm{V}_{\text {in }}=370 \mathrm{~V}, \mathrm{I}_{0}=$ $12.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V} .\left(6 \mathrm{~A} / \mathrm{div} ., 50 \mathrm{~V} / \mathrm{div}^{\mathrm{In}}, 50 \mathrm{~ns} / \mathrm{div}.\right)$

In Fig. 23, the short is removed from the commutating inductor, but the clamp diodes are also removed. The load is $50 \%$. Here the transition is well controlled, but the voltage over shoots by about 45 V . At last in Fig. 24 both the commutat-

Ing inductor and the clamp diodes are present. Here the load is twice as much as before ( 25 A , that is $100 \%$ ) but the overshoot is only about 15 V . Also the transition is well controlled.


Fig. 23. Rectifier current (upper trace) and reverse voltage (lower trace) at turn-off. The clamp diodes are removed. $\mathrm{V}_{\mathrm{in}}=370 \mathrm{~V}, \mathrm{I}_{\mathrm{o}}=12.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=53.5 \mathrm{~V}$. ( $12 \mathrm{~A} /$ div., $50 \mathrm{~V} / \mathrm{div} ., 100 \mathrm{~ns} / \mathrm{div}$.)


Fig. 24. Rectffier current and reverse voltage at turn-off. $\mathrm{V}_{\text {t }}$ $=370 \mathrm{~V}, \mathrm{I}_{0}=25 \mathrm{~A}, \mathrm{~V}_{0}=53.5 \mathrm{~V}$. $(12 \mathrm{~A} /$ div., $50 \mathrm{~V} /$ div., 100 ns/div.)


Fig. 25. Measured efficiency of the converter at output voltages of $40 \mathrm{~V}, 48 \mathrm{~V}$, and 60 V , vs. output current. $\mathrm{V}_{\mathrm{in}}$ $=370 \mathrm{~V}$.

Fig. 25 shows the measured drain efficiency of the converter at output voltages of $40 \mathrm{~V}, 48 \mathrm{~V}, 60 \mathrm{~V}$, as a function of the output current. From 50\% to $100 \%$ load, the efficiency stays above $94 \%$ even at $40-\mathrm{V}$ output, and is between 95 and $96 \%$ at $60-\mathrm{V}$ output. The measured figures do not include the power consumption of the control, drive, and housekeeping circuits -- about 100 mA from 14 V ; that power consumption is less than $0.1 \%$ of the full-load input power.

## SUMMARY

We present an improved soft-switching full-bridge converter which is especially suitable for high-power applications (e.g., more than 1 kW output) because of its inherently high efficlency. At these power levels, the expense of four controlled switches is justifiable. The addition of a small commutating inductor and two low-current clamp diodes essentially eliminates the dynamic losses and the overshoot and ringing of the rectifier diodes assoclated with their charge storage and junction capacitances. The commutating inductance also helps to ensure lossless transition of the trailing leg of the converter, without requiring excessive magnetizing current in the transformer. We analyzed the conditions for lossless transitions, discussed the effect of the added components on the operation of the converter, and presented practical considerations and test results for a $1.5-\mathrm{kW}$ converter with 100 kHz clock frequency. The converter has an efficiency above $95 \%$ at $60-\mathrm{V}$ output, it is free from voltage overshoots, and it exhibits well-controlled transitions for all switch and rectifier voltages and currents.

The technology described in this paper is the subject of a patent application by the authors.

## REFERENCES

[1] R.A. Fisher, K.D.T. Ngo, and M.H. Kuo, "A 500 kHz , 250 W dc-dc converter with multiple outputs controlled by phase-shifted PWM and magnetic amplifiers," Proc. High Frequency Power Conversion Conference, May 1988, pp. 100-110.
[2] M.M. Walters, W.M. Polivka, "A high-density modular power processor for distributed military power systems," Proc. APEC '89 (IEEE Catalog No. 89CH27193), pp. 403-412.
[3] L.H. Mweene, C.A. Wright, and M.S. Schlecht, "A 1 $\mathrm{kW}, 500 \mathrm{kHz}$ front-end converter for a distributed power supply system," Proc. APEC ' 89 (IEEE Catalog No. 89CH2719-3), pp. 423-432.
[4] R.Redl, N.O. Sokal, "Overload-protection methods for switching-mode dc/dc converters: classification, analysis, and improvements." PESC ' 87 Record, IEEE Catalog No. 87CH2459-6, pp. 107-118.
[5] O.D. Patterson, D.M. Divan, "Pseudo-resonant full bridge dc/dc converter," PESC '87 Record, IEEE Catalog No. 87CH2459-6, pp. 424-430.
[6] R. Redl, M. Domb, and N.O. Sokal, "How to predict and limit volt-second unbalance in voltage-fed pushpull power converters," Proc. of the Sixth International Power Conversion Conference (PCI), Orlando, FL, April 1983, pp. 314-330.
[7] G.W. Ludwig, G.A. Franz, "Control study of a 500 kHz , 250 W dc-dc converter," Proc. APEC ' 89 (IEEE Catalog No. 89CH2719-3), pp. 433-438.
[8] R. Redl, N.O. Sokal, "How to use current-mode control with capacitively coupled half-bridge converters," Proc. APEC '87 (IEEE Catalog No. 87CH2402-6), pp. 257-265.
[9] D.B. Dalal, "A $500-\mathrm{kHz}$ multi-output converter with zero voltage switching," PToc. APEC '90 (IEEE Catalog No. CH2853-0/90/0000-0265), pp. 265-274.
[10] J.A. Sabaté, V. Vlatkovic, R.B. Ridley, F.C. Lee, and B.H. Cho, "Design considerations for high-voltage high-power full-bridge zero-voltage-switching PWM converter," Proc. APEC '90 (IEEE Catalog No. CH2853-0/90/0000-0265), pp. 275-284.

