## FSD200

## Fairchild Power Switch(FPS)

## Features

- Single Chip 700V SenseFET Power Switch
- Precision Fixed Operating Frequency ( 134 kHz )
- Internal Start-up Switch and Soft Start
- UVLO with Hysteresis (6V/7V)
- Pulse by Pulse Current Limit
- Over Load Protection
- Internal Thermal Shutdown Function (Hysteresis)
- Secondary Side Regulation
- Auto-Restart Mode
- Frequency Modulation for EMI
- No Bias Winding


## Applications

- Charger \& Adaptor for Mobile Phone, PDA \& MP3
- Auxiliary Power for PC, C-TV \& Monitor


## Description

The FSD200 is specially designed for an off-line SMPS with minimal external components. The FSD200 is a monolithic high voltage power switching regulator that combines an LDMOS SenseFET with a voltage mode PWM control block. The integrated PWM controller features: A fixed oscillator with frequency modulation for reduced EMI. Under voltage lock out. Leading edge blanking(LEB). Optimized gate turn-on/turn-off driver. Thermal shut down protection. Temperature compensated precision current sources for loop compensation and fault protection circuitry. Compared to a discrete MOSFET and controller or RCC switching converter solution, an FSD200 can reduce total component count, design size, weight and at the same time increase efficiency, productivity, and system reliability. It is a basic platform well suited for cost effective design of flyback converters.

1.2.3.GND 4.Vfb 5.Vcc 7.Drain 8.Vstr

## Internal Block Diagram



Rev.1.0.0

## Absolute Maximum Ratings

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Vstr Pin Voltage | Vstr,max | 700 | V |
| Maximum Supply Voltage | VCC,MAX | 10 | V |
| Input Voltage Range | VFB | -0.3 to VSD | V |
| Operating Ambient Temperature | TA | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## PIN Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :--- |
| $1,2,3$ | GND | These pins are the control ground and the SenseFET Source. |
| 4 | Vfb | This pin is the inverting input of the PWM comparator. It operates normally <br> between 0.5V and 2.5V. It has a 0.25mA current source connected internally <br> and a capacitor and opto coupler connected externally. A feedback voltage <br> of 3V to 4V triggers overload protection (OLP). There is a time delay due to <br> the 5uA current source, which prevents false triggering under transient <br> conditions but still allows the protection mechanism to operate under true <br> overload conditions. |
| 5 | Vcc | This is the positive supply voltage input. During start up, current is supplied <br> to this pin from Pin 8 via an internal switch. When Vcc reaches the UVLO <br> upper threshold (7V), the internal switch start-up switch (Vstr) opens and <br> power is supplied from auxiliary transformer winding. |
| 7 | Drain | This pin is designed to directly drive the converter transformer and is <br> capable of switching a maximum of 700V. |
| 8 | Vstr | This pin connects directly to the rectified AC line voltage source. At start up <br> the internal switch supplies internal bias and charges an external capacitor <br> that connects from the Vcc pin to ground. once this reaches 7 V , the internal <br> current source is disabled. |

## Electrical Characteristics

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SENSEFET SECTION |  |  |  |  |  |  |
| Drain-Source Breakdown Voltage | BVdss | $\mathrm{VCC}=0 \mathrm{~V}, \mathrm{ID}=100 \mu \mathrm{~A}$ | 700 | - | - | V |
| Off-State Current | Idss | VDS $=560 \mathrm{~V}$ | - | - | 100 | $\mu \mathrm{A}$ |
| On-State Resistence | RDS(ON) | $\mathrm{Tj}=25^{\circ} \mathrm{C}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 28 | 32 | $\Omega$ |
|  |  | $\mathrm{Tj}=100^{\circ} \mathrm{C}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 42 | 48 | $\Omega$ |
| Rise Time | TR | VDS $=325 \mathrm{~V}, \mathrm{ID}=50 \mathrm{~mA}$ | - | 100 | - | nS |
| Fall Time | TF | $\mathrm{VDS}=325 \mathrm{~V}, \mathrm{ID}=25 \mathrm{~mA}$ | - | 50 | - | nS |
| CONTROL SECTION |  |  |  |  |  |  |
| Output Frequency | Fosc | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | 126 | 134 | 142 | kHz |
|  |  |  | - | $\pm 4$ | - |  |
| Feedback Source Current | Ifb | $\mathrm{Vfb}=0 \mathrm{~V}$ | 0.22 | 0.25 | 0.28 | mA |
| Maximum Duty Cycle | Dmax | $\mathrm{Vfb}=3.5 \mathrm{~V}$ | 60 | 64 | 68 | \% |
| Minimum Duty Cycle | Dmin | $\mathrm{Vfb}=0 \mathrm{~V}$ | 0 | 0 | 0 | \% |
| Supply Regulation High Voltage | Vregh |  | - | 7 | - | V |
| Supply Regulation Low Voltage | Vregl |  | - | 6 | - | V |
| Supply Shunt Regulator | VcCreg | - | - | 7 | - | V |
| Internal Soft Start Time | TS/S |  | - | 3 | - | mS |
| BURST MODE SECTION |  |  |  |  |  |  |
| Burst Mode Voltage | VBURST | Hysteresis | - | 0.64 | - | V |
|  |  |  | - | 60 | - | mV |
| PROTECTION SECTION |  |  |  |  |  |  |
| Drain to Source Peak Current Limit | lover |  | 0.26 | 0.30 | 0.34 | A |
| Thermal Shutdown Temperature ( $\mathrm{Tj}^{(1)}$ | TSD | Hysteresis | 125 | 145 | - | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | - | 50 | - | ${ }^{\circ} \mathrm{C}$ |
| Shutdown Feedback Voltage | VSD | - | 3.5 | 4.0 | 4.5 | V |
| Feedback Shutdown Delay Current | Idelay | $\mathrm{Vfb}=4.0 \mathrm{~V}$ | 3 | 5 | 7 | uA |
| TOTAL DEVICE SECTION |  |  |  |  |  |  |
| Operating Supply Current | IOP | $\mathrm{Vcc}=7 \mathrm{~V}$ | - | 0.6 | - | mA |
| Start Up Current | Istart | $\mathrm{Vcc}=0 \mathrm{~V}$ | - | 0.8 | 1.0 | mA |

## Note:

1. These parameters, although guaranteed, are not $100 \%$ tested in production

## Typical Performance Characteristics

(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Figure 1. Freqency vs. Temp


Figure 3. Peak Current Limit vs. Temp


Figure 2. Operating Current vs. Temp


Figure 4. Feedback Source Current vs. Temp


Figure 6. Operating Current vs. Vcc Voltage

Figure 5. ShutDown Feedback Voltage vs. Temp


Typical Performance Characteristics (Continued)
(These characteristic graphs are normalized at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Figure 7. On State Resistance vs. Temp


Figure 8. Breakdown Voltage vs. Temp

## Typical Circuit



## Product Information

Basic system topology of FSD200/210 is the same as the original FSDH565/0165 devices. The FSD210 devices require a bias winding, whereas the FSD200 devices do not. Other features of the two types of devices are almost the same and are listed below.

| Product Parameter |  | Whth Bias Winding |  | Wthout Bias Winding |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FSD210 | FSD211 | FSD200 | FSD201 |
| Breakdown voltage (min) |  | $\begin{gathered} 700 \mathrm{~V} \\ \text { BCDMOS } \end{gathered}$ | $\begin{gathered} 700 \mathrm{~V} \\ \text { BCOMOS } \end{gathered}$ | $\begin{gathered} 700 \mathrm{~V} \\ \text { BCOMOS } \end{gathered}$ | $\begin{gathered} 700 \mathrm{~V} \\ \text { BCDMOS } \end{gathered}$ |
| On-state Resistance (max) |  | 320hm | 180hm | 32ohm | 180hm |
| Orrent Limit (typ.lover) |  | 0.3 A | 0.48A | 0.3A | 0.48 A |
| Switching Frequency |  | 134ktz | 134 KHz | 134ktz | 134k-t |
| Frequency Modulation |  | $\pm 4 \mathrm{k}-\mathrm{z}$ | $\pm 4 \mathrm{k}-\mathrm{z}$ | $\pm 4 \mathrm{k}-\mathrm{z}$ | $\pm 4 \mathrm{~K}-\mathrm{z}$ |
| Operating Current (max) |  | 770uA | 770 u | 770uA | 770uA |
| Burst function |  | 0 | 0 | 0 | $\bigcirc$ |
| Thermal Shutdown(typ.) |  | $145^{\circ} \mathrm{C}$ (Hys $50^{\circ} \mathrm{C}$ ) | $145^{\circ} \mathrm{C}$ (Hys $50^{\circ} \mathrm{C}$ ) | $145^{\circ} \mathrm{C}$ (Hys $50^{\circ} \mathrm{C}$ ) | $145^{\circ} \mathrm{C}$ (Hys $50^{\circ} \mathrm{C}$ ) |
| Package Type |  | 7DIP/7SMD | 7DIP/7SMD | 7DIP/7SMD | 7DIP/7SMD |
| Output Power | 85-265VAC | 4 W | 6 W | 4 W | 6 W |

Figure 1. Line-up Table

## Functional Description

1. Startup : At startup, an internal high voltage current source supplies the internal bias and charges the external Vcc capacitor as shown in Figure 1. In the case of the FSD210, when Vcc reaches 8.7 V the device starts switching and the internal high voltage current source is disabled. The device continues to switch provided that Vcc does not drop below 6.7V. After startup the bias is supplied from the auxiliary transformer winding. In the case of FSD200, Vcc is continuously supplied from the external high voltage source and Vcc is regulated to 7 V by an internal high voltage regulator (HV Reg). The internal startup switch is not disabled and an auxiliary winding is not required. Figure 2.


Figure 2. Internal startup circuit
2. Feedback Control : The FSD200/210 are voltage mode devices as shown in Figure 3. Usually, an optocoupler and KA431 type voltage reference are used to implement the feedbacknetwork. The feedback voltage is compared with an internally generated sawtooth waveform. This directly controls the duty cycle. When
the KA431 reference pin voltage exceeds the internal reference voltage of 2.5 V , the optocoupler LED current increase pulling down the feedback voltage and reducing the duty cycle. This will happen when the input voltage increases or the output load decreases.
3. Leading edge blanking (LEB) : When the MOSFET turns on, there will usually be a large current spike through the MOSFET. This is caused by primary side capacitance and secondary side rectifier reverse recovery. This could cause premature termination of the switching pulse if it exceeded the over-current threshold. Therefore, the FPS uses a leading edge blanking (LEB) circuit. This circuit inhibits the pvercurrent comparator for a short time after the MOSFET is turned on.


Figure 3. PWM and feedback circuit
4. Protection Circuit : The FSD200/210 has 2 self protection functions: over-load protection (OLP) and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC with no external components, system reliability is improved without cost increase. If either of these functions are triggered, the FPS starts an auto-restart cycle. Once the fault condition occurs, switching is terminated and the MOSFET remains off. This cause Vcc to fall. When Vcc reaches the UVLO stop voltage (6.7:FSD210, 6 V :FSD200), the protection is reset and the internal high voltage current source charges the Vcc capacitor. When Vcc reaches the UVLO start voltage (8.7V:FSD210, 7V:FSD200), the device attempts to resume normal operation. If the fault condition is no longer present start up will be successful. If it is still present the cycle is repeated. This is shown in Figure 4.


Figure 4. Protection block
4.1 Over Load Protection (OLP) : Overload is a load current that exceeds a pre-set level due to an abnormal situation. If this occurs, the protection circuit should be triggered to protect the SMPS. It is possible that a short term load transient can occur under normal operation. If this occurs the system should not shut down. In order to avoid false shut-downs, the over load protection circuit is designed to trigger after a delay. Therefore the device can discriminate between transient overloads and true faul conditions. The device is pulse-by-pulse current limited and therefore, for a given input voltage, the maximum input power is limited. If the load tries to draw more than this, the output voltage will drop below its set value. This reduces the opto-coupler LED current which in turn will reduce the photo-transistor current. Therefore, the 250uA current source will charge the feedback pin capacitor, Cfb, and the feedback voltage, Vfb, will increase. The input to the feedback comparator is clamped at around 3 V . Therefore, once Vfb reaches 3 V , the device is switching at maximum power. At this point the 250uA current source is blocked and the 5uA source continues to charge Cfb. Once Vfb reaches 4 V , switching stops. Therefore the shutdown delay time is set by the time required to charge Cfb from 3 V to 4 V with 5 uA as shown in Fig. 5.


Figure 5. Over load protection delay
4.2 Thermal Shutdown (TSD) : The SenseFET and the control IC are assembled in one package. This makes it easy for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately $150^{\circ} \mathrm{C}$, thermal shutdown is activated. Thermal shutdown has a Hysteresis of $50^{\circ} \mathrm{C}$ and so the temperature must drop to $100^{\circ} \mathrm{C}$ before the device attempts to restart.

5. Soft Start : FSD200/210 has an internal soft start circuit that increases the feedback voltage together with the MOSFET current slowly at start up. The soft start time is 3 msec in FSD200/210.

6. Burst operation : In order to minimize the power dissipation in standby mode, the FSD200/210 implements burst mode.


Figure 6. Circuit for burst operation
As the load decreases, the feedback voltage decreases. The device automatically enters burst mode when the feedback voltage drops below 0.5 V . At this point switching stops and the output voltages start to drop. This causes the feedback voltage to rise. Once is passes 0.6 V switching starts again. The feedback voltage falls and the process repeats. Burst mode operation alternately enables and disables switching of the power MOSFET to reduce the switching loss in the standby mode.


Figure 7. Burst mode operation
7. Frequency Modulation


## Typical application circuit



| Reference | Part\# | Quantity | Description | Requirement/Comment |
| :--- | :--- | :--- | :--- | :--- |
| D1,D2,D3,D4 | 1N4007 | 4 | 1A/1000V Junction Rectifier | DO41 Type |
| D5 | UF4007 | 1 | 1A/1000V Ultra Fast Diode | DO41 Type |
| D6 | 1N4148 | 1 | 10mA/100V Junction Diode | D0-213 Type |
| D7 | SB260 | 1 | 2A/60V Schotky Diode | D0-41 Type |
| Q1 | KSP2222A | 1 | Ic=600mA, Vce=30V | T0-92 Type |
| U1 | FSD210 <br> (FSD200) | 1 | 0.5A/700V | Iover-0.3A, Fairchildsemi |
| U2 | KA431AZ | 1 | Vref $=2.495 \mathrm{~V}$ (Typ.) | TO-92 Type, LM431 |
| U3 | H11A817A | 1 | CTR 80~160\% | - |

1. Schematic diagram(Top view)

2. Core \& Bobbin

CORE : EE1616
BOBBIN : EE1616(H)
3. Winding specification

| No. | P in ( $\mathrm{S} \rightarrow \mathrm{F}$ ) | W ire | Turns | W inding Method |
| :---: | :---: | :---: | :---: | :---: |
| W 1 | $1 \rightarrow 2$ | 0.16 ¢ 1 | 99 Ts | SOLENOID WINDING |
| INSULATION: POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 2Ts |  |  |  |  |
| W 2 | $4 \rightarrow 3$ | $0.16 \Phi \times 1$ | 18 Ts | CENTER SOLENOID WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}, 2 \mathrm{~ms}$ |  |  |  |  |
| W 3 | $1 \rightarrow$ open | $0.16 \Phi \times 1$ | 50 Ts | SOLENOID WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 3Ts |  |  |  |  |
| W 4 | $8 \rightarrow 7$ | $0.40 \Phi \times 1$ | 9 Ts | SOLENOID WINDING |
| INSULATION : POLYESTER TAPE $\mathrm{t}=0.025 \mathrm{~mm} / 10 \mathrm{~mm}$, 3Ts |  |  |  |  |

4. Electrical characteristic

| ITEM | TERMINAL | SPECIFICATION | REMARKS |
| :---: | :---: | :---: | :---: |
| INDUCTANCE | $1-2$ | 1.6 mH | $1 \mathrm{kHz}, 1 \mathrm{~V}$ |
| LEAKAGEL | $1-2$ | 50 uH | $3,4,7,8 \mathrm{short}$ <br>  |

## Typical application circuit


2. Buck Convertor


| Reference | Part \# | Quantity | Description | Requirement/Comment |
| :--- | :--- | :--- | :--- | :--- |
| D1,D2 | UF4007 | 2 | 1A/1000V Ultra Fast Diode | DO41 Type |
| Q1 | 2N3904 | 1 | Ic=200mA, Vce=40V | TO-92 Type |
| ZD1 | 1N759A | 1 | 12V 0.5W | DO-35 Type |
| U1 | FSD210 <br> (FSD200) | 1 | 0.5A/700V | Iover=0.3A, Fairchild |

## Package Dimensions

## 7-DIP



## Ordering Information

| Product Number | Package | Rating | Topr ( ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: |
| FSD200 | 7DIP | $700 \mathrm{~V}, 0.5 \mathrm{~A}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
