



L8822

LEADING TECHNOLOGY
Semiconductor

20V COMMON-DRAIN DUAL N-CHANNEL TRENCH FET

FEATURES


- $BV_{DSS}=20V$
- $V_{gsth}=0.8V$
- $R_{DS(ON)}=14m\Omega @ V_{GS}=10V I_D=7A$
- $R_{DS(ON)}=15.4m\Omega @ V_{GS}=4.5V I_D=7A$
- $Q_g=18.7nC @ V_{GS}=4.5V$



TSSOP-8 Top View

APPLICATION

- Load Switch



ABSOLUTE MAXIMUM RATING

(TA = 25 °C UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Rating	Units
Drain-Source Voltage		VDS	20	V
Gate-Source Voltage		VGS	±12	V
Drain Current ^A	TA=25°C	ID	7.9	A
	TA=100°C		5	
	Pulse	IDM	30	
Single Pulse Avalanche Current ^B	TA=25 °C	IAS	11.5	A
Power Dissipation ^A	TA=25°C	PD	1.3	W
	TA=100°C		0.5	
Junction and Storage Temperature Range		TJ, Tstg	-55 to 150	°C
Single Avalanche Energy ^B	L=1mH	EAS	180	mJ

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Ambient ^A	RθJA	94	°C/W
Maximum Junction-to-Case ^A	RθJC	41	°C/W

Note:

A, The value of $R_{\theta JA}$ and $R_{\theta JC}$ were measured with device mounted on tested board based on JESD51-7 requirement, and in still air environment with $TA=25^{\circ}C$ in according to JESD51-2.

B, Single pulse UIS energy, inductor=1mH, $V_{GS}=10V$, $T_{start}=25^{\circ}C$.



TRENCH FET ELECTRICAL CHARACTERISTICS

SPECIFICATIONS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ	Max	
Static						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0 \text{ V}, I_D = 250\mu\text{A}$	20			V
Gate-Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.5	0.8	1	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 12\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 18\text{V}, V_{\text{GS}} = 0\text{V}$			100	nA
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10 \text{ V}, I_D = 7\text{A}$		14	16.5	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5 \text{ V}, I_D = 7\text{A}$		15.4	18.5	
		$V_{\text{GS}}=10\text{V}, I_D=7\text{A}, T_J=125^\circ\text{C}$		20.4	24.5	
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 5\text{V}, I_D = 7\text{A}$		26		S
Dynamic Characteristics						
Input Capacitance	C_{ISS}	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{Mhz}$		1480		pF
Output Capacitance	C_{OSS}			180		
Reverse Transfer Capacitance	C_{RSS}			152		
Total Gate Charge($V_{\text{GS}}=10\text{V}$)	Q_g	$V_{\text{DS}} = 15\text{V}, I_D = 7\text{A}$		39		nC
Total Gate Charge($V_{\text{GS}}=4.5\text{V}$)				18.7		
Gate-Source Charge	Q_{gs}			3		
Gate-Drain Charge	Q_{gd}			6.5		
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DS}}=15\text{V}, R_{\text{GEN}}=3\Omega, I_D = 7\text{A}, V_{\text{GS}} = 10\text{V}$		5		nS
Rise Time	t_r			5		
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			35		
Fall-Time	t_f			8		
Gate Resistance	R_g		$f=1\text{MHz}$	1.7		Ω
Body Diode Characteristics						
Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_F=1\text{A}$		0.7	0.9	V
Reverse Recovery Time ^c	t_{rr}	$V_{\text{GS}}=0\text{V}, I_F=7\text{A}, dI_F/dt=100\text{A/us}$		18		ns
Diode Reverse Charge ^c	Q_{rr}			34		nC

Notes:

C, Pulse test: PW ≤ 300us duty cycle ≤ 2%.

Typical Electrical Characteristics (N-Channel)

$T_A = +25^\circ\text{C}$, unless otherwise noted

Figure 1. On-Regions Characteristics




Figure 2. On-Resistance versus Drain Current




Figure 3. On-Resistance versus Temperature




Figure 4. On-Resistance versus Gate to Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage versus Source Current





Typical Electrical Characteristics (N-Channel)
 $T_A = +25^\circ\text{C}$, unless otherwise noted



Figure 7. Normalized V_{TH} versus TemperatureFigure 8. Normalized V_{SD} versus Temperature

Figure 9. Gate Charge Characteristics





Figure 10. Capacitance Characteristics





TSSOP-8 Package Outline Drawing

