



QRC (transformer) design

v.1.0

Blue cell is the input parameters

Red cell is the output parameters

1. Define the system specifications

Minimum Line voltage (V_{line}^{min})	185 V.rms
Maximum Line voltage (V_{line}^{max})	265 V.rms
Line frequency (f_L)	50 Hz

	$V_{o(n)}$	$I_{o(n)}$	$P_{o(n)}$	$K_{L(n)}$
1st output for feedback	5 V	1.00 A	5 W	50 %
2nd output	13 V	0.10 A	1 W	13 %
3rd output	13 V	0.10 A	1 W	13 %
4th output	24 V	0.10 A	2 W	24 %
5th output	V	A	0 W	0 %
6th output	V	A	0 W	0 %
Maximum output power (P_o) =	10.0 W			
Estimated efficiency (E_{ff})	80 %			
Maximum input power (P_{in}) =	12.5 W			

2. Determine DC link capacitor and DC link voltage range


DC link capacitor (C_{DC})	22 μ F
Minimum DC link voltage (V_{DC}^{min}) =	244 V
Maximum DC link voltage (V_{DC}^{max}) =	375 V

3. Determine Maximum duty ratio (Dmax)

Maximum duty ratio (D_{max})	0.25
Max nominal MOSFET voltage (V_{ds}^{nom}) =	456 V
Output voltage reflected to primary (V_{RO}) =	81 V
The turn ratio (n) =	17

4. Determine transformer primary inductance (Lm)

Minimum switching frequency of FPS (f_s^{\min})	50.4 kHz
Maximum switching frequency of FPS (f_s^{\max})	67 kHz
Ripple factor (K_{RF})	1
Necessary minimum primary side inductance (L_m^{\min}) =	2944 μH
The tolerance of $L_m(+/-)$	10 %
Typical primary side inductance (L_m) =	3239 μH
Maximum primary side inductance (L_m^{\max}) =	3533 μH
I_{EDC} @worst case (V_{in}^{\min}) =	0.205 A
ΔI @worst case (V_{in}^{\min} & L_m^{\min}) =	0.410 A
Maximum peak drain current (I_{ds}^{peak}) =	0.410 A
RMS drain current (I_{ds}^{rms}) =	0.118 A
Maximum DC link voltage switch from CCM to QRC when $L_m^{\max}(V_{DC}^{\text{CCM}})$	374 V



5. Choose the proper FPS considering the input power and minimum current limit

di/dt test condition @ datasheet	240 mA/sec
Internal delay time for current limit (t_{CLD})	0.5 μsec
Minimum I_{LIM} @ datasheet	0.8 A
Actual minimum I_{LIM} when V_{DC}^{\min} =	0.678 A > 0.410 A
	->O.K.

6. Determine the proper core and the minimum primary turns

Saturation flux density (B_{sat})	0.32 T <= Strongly recommend not to change!!!
Cross sectional area of core (A_e)	31 mm^2
Maximum I_{LIM} @ datasheet	1.00 A
Actual maximum I_{LIM} when V_{DC}^{\max} =	1.187 A
Minimum primary turns to avoid core saturation (N_p^{\min})=	422.9 T

7. Determine the number of turns for each output

	$V_{o(n)}$	$V_{F(n)}$		# of turns
Vcc (Use Vcc start voltage)	14 V	1.2 V	84.1 =>	84 T
1st output for feedback	5 V	0.6 V	31 =>	31 T
2nd output	13 V	0.6 V	75.3 =>	75 T
3rd output	13 V	0.6 V	75.3 =>	75 T
4th output	24 V	0.6 V	136.2 =>	136 T
5th output	0 V	0 V	0.0 =>	0 T
6th output	0 V	0 V	0.0 =>	0 T
VF : Forward voltage drop of rectifier diode			Primary turns (N_p)=	450 T
			---->enough turns	
Ungapped AL value (AL)	1300	nH/T ²		
Gap length (G) ; center pole gap =	2.19728	mm		

8. Determine the wire diameter for each winding

	Diameter	Parallel	$I_{D(n)}$ ^{rms}	(A/mm ²)
Primary winding	0.2 mm	1 T	0.12 A	3.77
Vcc winding	0.2 mm	1 T	0.01 A	0.32
1st output winding (5V)	0.33 mm	2 T	1.49 A	8.70
2nd output winding (13V)	0.2 mm	1 T	0.16 A	5.07
3rd output winding (13V)	0.2 mm	1 T	0.16 A	5.07
4th output winding (24V)	0.2 mm	1 T	0.16 A	5.18
5th output winding (V)	mm	T	##### A	#####
6th output winding (V)	mm	T	##### A	#####
Copper area (A_c) =	31.03	mm ²		
Fill factor (K_F)	0.2			
Required window area (A_{wr})	155.17	mm ²		

9. Choose the rectifier diode in the secondary side

	$V_{D(n)}$		$I_{D(n)}^{rms}$
Vcc diode	<u>84</u>	V	<u>0.10</u> A
Rectifier diode for 1st output (5V)	<u>31</u>	V	<u>1.49</u> A
Rectifier diode for 2nd output (13V)	<u>76</u>	V	<u>0.16</u> A
Rectifier diode for 3rd output (13V)	<u>76</u>	V	<u>0.16</u> A
Rectifier diode for 4th output (24V)	<u>138</u>	V	<u>0.16</u> A
Rectifier diode for 5th output (V)	<u>0</u>	V	<u>#####</u> A
Rectifier diode for 6th output (V)	<u>0</u>	V	<u>#####</u> A

10. Determine the output capacitor

	$C_{o(n)}$	$R_{C(n)}$	$I_{cap(n)}$	$\Delta V_{o(n)}$
Output capacitor for 1st output (5V)	<u>470</u> uF	<u>10</u> m Ω	<u>1.1</u> A	<u>0.04</u> V
Output capacitor for 2nd output (13V)	<u>100</u> uF	<u>60</u> m Ω	<u>0.1</u> A	<u>0.02</u> V
Output capacitor for 3rd output (13V)	<u>100</u> uF	<u>60</u> m Ω	<u>0.1</u> A	<u>0.02</u> V
Output capacitor for 4th output (24V)	<u>220</u> uF	<u>60</u> m Ω	<u>0.1</u> A	<u>0.02</u> V
Output capacitor for 5th output (V)	uF	m Ω	<u>#####</u> A	<u>#####</u> V
Output capacitor for 6th output (V)	uF	m Ω	<u>#####</u> A	<u>#####</u> V

11. Design RCD snubber

Primary side leakage inductance (L_{lk})	<u>100</u> uH	
Maximum Voltage of snubber capacitor (V_{sn})	<u>400</u> V	
Maximum snubber capacitor voltage ripple	<u>30</u> %	
Snubber resistor (R_{sn})=	<u>225.9</u> k Ω	
Snubber capacitor (C_{sn})=	<u>0.220</u> nF	
Power loss in snubber resistor (P_{sn})=	<u>0.708</u> W	(In Normal Operation. Will decrease at standby due to burst op.)
Peak drain current at V_{DC}^{max} (I_{ds2}) =	<u>0.19</u> A	
Max Voltage of Csn at V_{DC}^{max} (V_{sn2})=	<u>209</u> V	
Max Voltage stress of MOSFET (V_{ds}^{max})=	<u>583</u> V	


12. Design Feedback control loop

Control-to-output DC gain =
 Control-to-output zero (ω_z) =
 Control-to-output RHP zero (ω_{rz}) =
 Control-to-output pole (ω_p) =

5
212766 rad/s \Rightarrow $f_z =$ 33,880 Hz
669643 rad/s \Rightarrow $f_{rz} =$ 106,631 Hz
851 rad/s \Rightarrow $f_p =$ 136 Hz

Voltage divider resistor (R_1)
 Voltage divider resistor (R_2) =
 Opto coupler diode resistor (R_D)
 KA431 Bias resistor (R_{bias})
 Feedback pin capacitor (C_B) =
 Feedback Capacitor (C_F) =
 Feedback resistor (R_F) =

5.6 k Ω
6 k Ω
1 k Ω
1.2 k Ω
47 nF
47 nF
10 k Ω



Feedback integrator gain (ω_i) =
 Compensator zero (ω_{zc}) =
 Compensator pole (ω_{pc}) =

11398 rad/s \Rightarrow $f_i =$ 1,815 Hz
1364 rad/s \Rightarrow $f_{zc} =$ 217 Hz
7092 rad/s \Rightarrow $f_{pc} =$ 1,129 Hz

