





*ICEMOS TECH*  
*Mems Superjunction*  
*High Voltage MOSFETs*  
*Product Launch*  
*Tokyo*  
*Aug 4<sup>th</sup> 2011*



# OPERATING LOCATIONS




# ICEMOS Superjunction Advantage






## Superjunction Technology comparison


ICEMOS MEMS TrenchFET




TRENCH



Competitor Multiple Epi



Multiple Epi



The ICEMOS™ Superjunction MOSFETs employs a single epi layer to achieve 700V blocking voltage whereas ICEMOS competitors use multiple epi layers in some cases up to seven epi layers to achieve 700v blocking voltages.

Device Title	BVDSS (V)	ID (A)	RDS <sub>ON</sub> (ohm)	V <sub>th</sub> (Volts)	Cross Reference
ICE20N65	650	20	0.170	2.1-3.9	SPP20N65C3
ICE20N60	600	20	0.160	2.1-3.9	STM20N60
ICE15N60	600	15	0.250	2.1-3.9	IPA60R380C6
ICE10N60	600	10	0.370	2.1-3.9	SPP07N65C3

# IceMOS Value Proposition




## ICE20N60 N-Channel Enhancement Mode MOSFET

### Features

- Low  $r_{DS(on)}$
- Ultra Low Gate Charge
- High dV/dt capability
- High Unclamped Inductive Switching (UIS) capability
- High peak current capability
- Increased transconductance performance
- Optimized design for high performance power systems

### Preliminary Data Sheet ICE20N60

Product Summary			
$I_D$	$T_A=25^\circ C$	20A	Max
$V_{(BR)DSS}$	$I_D=250\mu A$	600V	Max
$r_{DS(on)}$	$V_{GS}=10V$	0.23 $\Omega$	Typ



T0220  
Full-PAK  
Isolated  
(T0-220)

Maximum Ratings and Thermal Characteristics <sup>b</sup> ( $T_A=25^\circ C$  unless otherwise noted)


Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	600	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Drain Current	- Continuous ( $T_c = 25^\circ C$ )	$I_D$	A
	- Pulsed (limited by $T_{jmax}$ )	$I_{DM}$	A
Repetitive Avalanche Current (limited by $T_{jmax}$ )	$I_{AR}$	7	A
Energy in Avalanche (single pulse, $ID = 3.5A$ )	EAS	690	mJ
Maximum Power Dissipation ( $T_c = 25^\circ C$ )	$P_D$	35	W
Operating Junction and Storage Temperature Range	$T_j, T_{sg}$	-55 to 150	$^\circ C$
dV/dt voltage slope ( $V_{ds}=480V, ID=20A, T_j = 125^\circ C$ )	dV/dt	50.0	V/ns
Thermal Resistance <sup>a</sup>	- Junction-to-Ambient	$R_{thJA}$	$^\circ C/W$
	- Junction-to-Case	$R_{thJC}$	$^\circ C/W$

a When mounted on 1inch square 2oz copper clad FR-4


b Preliminary Data Sheet - Specifications subject to change.

- The Superjunction (SJ) DMOSFET is the Most Cost Effective Gate-Controlled Power Device Above 400V
- IceMOS has IP and Know-how to Manufacture SJ DMOSFETs & Rectifiers
- IceMOS can be an alternative Technology Partner.

# Omron & IceMOS Strategic Partnership



Omron fabrication facility excellent equipment and engineering resources for the development and production of MEMS SJ MOSFET.



# **Applications that stand to Benefit from IceMOS Eco Friendly Superjunction**

- LED TV Drivers & Power Supplies
- Lighting HID & LED Ballast
- Electric and Hybrid Cars
- Batteries for Electric Cars
- Photovoltaic SOLAR Inverters
- Servers, Laptops and Tablets

# Speciality Lighting Applications for Superjunction

- SJ MOS is used in:

- –PFC's to avoid input surge currents
- –lamp ballasts:
  - High-intensity discharge lamp ballast
  - LED drivers

- Xenon head light ballast




- High Intensity Discharge Light Ballast



# PhotoVoltaic for Solar Energy Conversion


## ■ MICRO PV Inverter



# Uninterruptible Power Supply UPS

- Trend is to use more and more SJ MOS in UPS, with NPC structure, Schneider electric (world leader) is planning to go on SJ MOS for 2014 in part of their product line.

- High power
  - 100 – 1000 kVA: Industrial, IDC, telecom
  - From \$50k to \$400+k



# **“Quality is in the Detail”**

*IceMOS Culture: Attention to detail at every step.*

*Design Optimization for performance.*

*Design Centering for Manufacturability.*

*Applying Scientific Principles in disciplined fashion.*

*Design of Experiments “DOE”.*

*Six Sigma Design Cp, Cpk, SPC.*

# Application of Scientific Principles in a Disciplined Engineering Fashion aided by CAD Modelling



## Scientific Principles

$$BV = E_c t_{epi}$$

$$Q = \frac{N_d \cdot W}{2} = \frac{\varepsilon_{si} E_c}{2}$$

$$R_{on} = \frac{t_{epi}}{q\mu_n N_d} = \frac{W \cdot BV}{2q\mu_n E_c Q} = \frac{W \cdot BV}{2\mu_n E_c^2}$$


## Disciplined Engineering




$$R_{DSON} = R_{CH} + R_S + R_D + R_{M1} + R_{M2}$$

Technos Technology


Dual CPU workstation




Dual CPU workstation



## SPC Control



# Centering for Manufacturability BV and Rdson



- As long as the equation is satisfied, on-resistance is inversely-proportional to N-column concentration, keeping the same BV.


- One important fact is ;  
When P and N charges are imbalanced, BV drops. Higher concentration results in more drop.

- Charge imbalance (%) is defined by ;



$$\text{(P-charge - N-charge) / P-charge} \times 100$$

- Therefore to obtain lower on-resistance, both of N-column and P-column concentration must be increased, but within appropriate range of charge balance.


- In general charge balance is directly related to wafer process control and determined compromisedly.



# Statistical Process Control



# Omron & IceMOS Strategic Partnership



# Many IceMOS Superjunction Patents Issued: over 100 issued and pending.


## Court Tested Patents

**United States Patent [19]**      [11] Patent Number: 5,216,275  
**Chen**      [45] Date of Patent: Jun. 1, 1993

[54] SEMICONDUCTOR POWER DEVICES WITH ALTERNATING CONDUCTIVITY TYPE HIGH-VOLTAGE BREAKDOWN REGIONS  
[75] Inventor: Xingbi Chen, Sichuan, China  
[73] Assignee: University of Electronic Science and Technology of China, China  
[21] Appl. No.: 761,407

ance of . . . ", by Chang et al., IEEE, pp. 2329-2333, 1987.  
"Numerical and Experimental Analysis of 500-V Power DMOSFET . . . " by Chang et al., IEEE Transactions, vol. 16, NY, Nov. 1989.

Primary Examiner—Jerome Jackson, Jr.  
Attorney, Agent, or Firm—Majestic, Parsons, Siebert & Hsieh



## Fundmental Device Patents





Fig. 3: Cross section of the new CoolMOS™ high voltage Power MOSFET.


## Fundmental Technology Patents

**United States**  
**Patent Application Publication** (10) Pub. No.: US 2008/0036015 A1  
**Anderson et al.** (43) Pub. Date: Feb. 14, 2008

Related U.S. Application Data  
(60) Provisional Application No. 60/922,261, filed on Aug. 14, 2006. Provisional application No. 60/922,263, filed on Aug. 14, 2006.


Publication Classification  
(51) Int. CL. I  
H01L 26/84 (2006.01)  
H01L 21/832 (2006.01)  
(52) U.S. CL. 257/306; 257/327; 257/329; 257/621  
Correspondence Address:  
AKIN GUMP STRAUSS HAUER & FELD  
LLP,  
ONE COMMERCIAL SQUARE  
2000 MARKET STREET, SUITE 2200  
PHILADELPHIA, PA 19103 (US)

(57) ABSTRACT  
A semiconductor device includes unfilled and sealed trenches and methods for forming unfilled and sealed trenches. The semiconductor device includes a trench sidewall formed of the semiconductor material. The trench is isolated with a sealing material such that the trench is sealed. Filled and sealed regions are separated by the trench. The first region may include a superjunction Schotky diode or MOSFET. In an alternative embodiment, a plurality of regions are separated by a plurality of unfilled and sealed trenches.



# Product Schedules

Part Number	Max. V <sub>Ds</sub> (V)	Max. R <sub>Ds(ON)</sub> mΩ			Max. I <sub>D</sub> (A)	Q <sub>g</sub> (nC) 10V	Q <sub>gs</sub> (nC) Typ.	Q <sub>gd</sub> (nC)	Package Type	Status
		10V	4.5V	2.5V						
ICE5N50	500	600			±20	79	21	47	DPAK	available
ICE4N65	650	800			±20	79	21	47	DPAK	available
ICE20N60	600	250			±80	105	26	42	TO220	available
ICE20N65	650	170			±20	87	11	33	TO220	available



IceMOS Superjunction MOSFETs