# Single Channel Boost LED Driver with LED Wiring Fault Detection

#### **Features**

- Switch mode controller for boost and flyback converters
- Discontinuous conduction mode of operation
- High output current accuracy
- ► Internal ±2% voltage reference (0°C <T<sub>Δ</sub> < 85°C)
- Internally fixed 100kHz switching frequency
- Hiccup mode protection for both short circuit and open circuit conditions
- ▶ LED wiring fault detection to detect short cathode to ground condition

## **Applications**

- ▶ DC/DC LED driver applications
- RGB or white LED backlight applications
- Flat panel display backlighting

### **General Description**


The HV9860 is a current mode control LED driver IC designed to control a boost or flyback LED driver in constant frequency mode. The controller uses a peak current-mode control scheme and includes an internal transconductance amplifier to accurately control the output current over all line and load conditions. The IC also provides a disconnect switch gate drive output, which can be used to achieve good PWM rise and fall times for the LED current using an external disconnect FET.

The HV9860 also has a DUTY pin which can be used to set the maximum duty cycle to either 90%(typ) or 75%(typ). The 75% duty cycle limit can be used for flyback applications.

The HV9860 also provides a TTL compatible, low-frequency PWM dimming input that can accept an external control signal with a duty ratio of 0-100% and a frequency of up to a few kilohertz.

The HV9860 includes a wiring fault detection function that sends a flag to the boost input power supply in case of an LED to wiring fault.

# **Typical Application Circuit**



# **Ordering Information**

	Package Option
Device	16-Lead SOIC 9.90x3.90mm body 1.75mm height (max) 1.27mm pitch
HV9860	HV9860NG-G

<sup>-</sup>G indicates package is RoHS compliant ('Green')

# **Absolute Maximum Ratings**

Parameter	Value
VCC to GND	-0.5V to +45V
VDD to GND	-0.5V to +13V
GATE, PWMO to GND	-0.3V to (V <sub>DD</sub> + 0.3V)
REF to GND	-0.3V to +6.0V
All other pins to GND	-0.3V to (REF + 0.3V)
Continuous power dissipation ( $T_A = +25^{\circ}C$ ) 16-Lead SOIC	1000mW
Junction temperature	+150°C
Storage temperature range	-65°C to +150°C


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Thermal Resistance

Package	$ heta_{ja}$
16-Lead SOIC (NG)	82°C/W



# **Pin Configuration**



# **Product Marking**

Top Marking



Y = Last Digit of Year Sealed WW = Week Sealed

L = Lot Number

C = Country of Origin

A = Assembler ID\*

= "Green" Packaging

\*May be part of top marking

Package may or may not include the following marks: Si or 16-Lead SOIC (NG)

# **Electrical Characteristics**

(The \* denotes the specifications which apply over the full operating ambient temperature range of  $0^{\circ}\text{C} < T_{A} < +125^{\circ}\text{C}$ , otherwise the specifications are at  $T_{A} = 25^{\circ}\text{C}$ .  $V_{CC} = 12\text{V}$ ,  $C_{DD} = 1.0\mu\text{F}$ ,  $C_{R} = 0.1\mu\text{F}$ ,  $C_{GATE} = 1.0n\text{F}$ ,  $C_{PWMO} = 500p\text{F}$ , DUTY = GND, PWMI = REF unless otherwise noted.)

Sym	Description		Min	Тур	Max	Unit	Conditions	
Input			•			·	•	
V <sub>cc</sub>	Input DC supply voltage range	*	10.0	-	40.0	V	DC input voltage	
I <sub>INSD</sub>	Shut-down mode supply current	-	-	-	1.0	mA	PWMD = GND	
Internal Re	egulator							
$V_{DD}$	Internally regulated voltage	*	9.5	10.0	10.5	V	$V_{CC} = 10.0 - 40.0V,$ PWMI = REF	
$UVLO_{RISE}$	VDD under voltage lockout threshold	*	8.0	-	9.0	V	V <sub>DD</sub> rising	
$UVLO_{HYST}$	VDD under voltage lockout hysteresis	-	-	500	-	mV	V <sub>DD</sub> falling	
Reference	Voltage							
REF	Internally regulated voltage	*	4.9	5.0	5.1	V	PWMI = REF; I <sub>REF_EXT</sub> = 0 - 500µA	
UVLO <sub>RISE1</sub>	REF under voltage lockout threshold	*	4.2	-	4.8	V	REF rising	
UVLO <sub>HYST1</sub>	REF under voltage hysteresis	-	-	500	-	mV	REF falling	
PWM Dimi	ming							
$V_{PWM(LO)}$	PWMD input low voltage	*	-	-	0.8	V		
$V_{\text{PWM(HI)}}$	PWMD input high voltage	*	2.0	-	-	V		
$R_{PWMI}$	Internal pull down resistance at PWMD		50	100	150	kΩ	PWMI = 3.3V	
Boost FET	Driver							
I <sub>SOURCE</sub>	GATE short circuit current, sourcing	*	0.2	-	-	Α	V <sub>GATE</sub> = 0V	
I <sub>SINK</sub>	GATE sinking current	*	0.4	-	-	Α	V <sub>GATE</sub> = 10V	
T <sub>RISE</sub>	GATE output rise time	-	-	-	100	ns		
T <sub>FALL</sub>	GATE output fall time	-	-	-	70	ns		
	Marian and district of CATE autout	*	87	-	93	0/		
$D_{MAX}$	Maximum duty cycle at GATE output	*	72	-	78	%	DUTY = REF	
Disconnec	t FET Driver							
SOURCE,PWMO	PWMO short circuit current, sourcing	*	0.02	-	-	Α	V <sub>GATE</sub> = 0V	
I <sub>SINK,PWMO</sub>	PWMO sinking current	*	0.04	-	-	Α	V <sub>GATE</sub> = 10V	
T <sub>RISE,PWMO</sub>	PWMO output rise time	-	-	-	100	ns		
T <sub>FALL,PWMO</sub>	PWMO output fall time	-	-	-	50	ns		
Oscillator	ı		1	ı	ı	1	1	
f <sub>Osc</sub>	Oscillator frequency	*	85	100	115	kHz		

#### Notes:

<sup>\*</sup> Denotes specifications guaranteed by design and characterization over the full operating ambient temperature range of  $0^{\circ}$ C <  $T_A$  < +125°C.

<sup>#</sup> Denotes specifications which are guaranteed by design.

Flectrical Characteristics (cont.)

Electrical	Characteristics (cont.)							
Sym	Description		Min	Тур	Max	Unit	Conditions	
Current Se	ense							
T <sub>BLANK</sub>	Leading edge blanking	*	100	-	250	ns		
T <sub>PROP_DELAY1</sub>	Delay to GATE	-	-	-	200	ns	COMP = REF; 50mV overdrive at CS	
R <sub>DIV</sub>	Internal resistor divider ratio (COMP to CS)	#	-	0.083	-	-		
V <sub>OFFSET</sub>	Comparator offset voltage	#	-10	-	10	mV		
	ge Protection							
V <sub>OVP,RISING</sub>	Over voltage rising trip point	*	1.95	2.05	2.15	V	OVP rising	
V <sub>OVP,HYST</sub>	Over voltage hysteresis	-	-	0.15	-	V	OVP falling	
	ansconductance Opamp		,					
GB	Gain-bandwidth product	#	-	1.0	-	MHz	75pF capacitance at COMP pin	
A <sub>V</sub>	Open loop DC gain	-	60	-	-	dB	Output open	
V <sub>CM</sub>	Input common-mode range	#	-0.3		1.5	V		
V <sub>o</sub>	Output voltage range	#	0.7	-	REF -0.7	V	A <sub>V</sub> ≥ 60dB	
G <sub>M</sub>	Transconductance	-	1080	1200	1340	μΑ/V		
V <sub>OFFSET</sub>	Input offset voltage	*	-3.0	-	3.0	mV		
I <sub>BIAS</sub>	Input bias current	#	-	0.5	1.0	nA		
I <sub>COMP,DIS</sub>	Discharging current	-	1.0	-	-	mA	V <sub>COMP</sub> = 5.0V	
	ent Protection							
T <sub>BLANK,OCP</sub>	Blanking time for OCP	*	500	-	900	ns		
G <sub>SC</sub>	Gain for short circuit comparator	-	1.8	2.0	2.2	-		
V <sub>OMIN</sub>	Minimum output voltage of the gain stage	*	0.14	0.20	0.26	V	FBP = GND	
T <sub>OFF</sub>	Propagation time to PWMO and GATE for short circuit detection		-	- 300 ns		ns	PWMI = REF; FBP = 400mV; FBN step from 0 to 900mV; PWMO goes from high to low; no capacitance at PWMO pin	
T <sub>HCP</sub>	Internal hiccup time	#	2.22	2.56	2.91	ms		
	node Detect (PWMD high)							
V <sub>REF1</sub>	COMP over-voltage threshold	*	4.60	-	-	V	REF = 5.0V	
V <sub>REF2</sub>	FB under-voltage threshold	*	0.10	-	0.15	V		
T <sub>PROP_DELAY3</sub>	Propagation delay to GATE and PWMO	-	-	1.0	-	μs	50mV overdrive	
V <sub>LINE</sub>	LINE under-voltage reset threshold	*	1.95	2.05	2.15	V	LINE voltage rising	
V <sub>LINE, HYS</sub>	LINE threshold hysteresis	-	-	0.15	-	V		

#### Notes:

<sup>\*</sup> Denotes specifications guaranteed by design and characterization over the full operating ambient temperature range of  $0^{\circ}$ C <  $T_A$  < +125°C. # Denotes specifications which are guaranteed by design.


# **Power-On Sequence**

For the IC to work as intended, the following power-on sequence is critical.

- 1. VCC to the IC
- 2. 3.3 or 5.0V to the pull-up resistor at FLAG
- 3. VIN for the boost or flyback converter

Note that 1 and 2 can be interchanged but item 3 should always occur after items 1 and 2.

# **Functional Block Diagram**



#### **Power Topology**

The HV9860 is a switch-mode LED driver designed to control a boost or flyback converter in a constant frequency mode. The IC includes internal linear regulators which enables it to operate at input voltages from 10V to 40V. The IC includes features typically required in LED drivers like open LED protection, output short circuit protection, linear and PWM dimming and accurate control of the LED current.

The IC also includes an open LED current feedback loop detection which is used to detect a short cathode to ground fault. Upon detection of the fault, the IC shuts down and signals the boost power supply to shutdown by pulling the FLAG pin low. The IC is restarted by cycling the boost power supply.

#### Power Supply to the IC (VCC, VDD and REF)

The HV9860 can be powered directly from its VCC pin that takes a voltage up to 40V. There are two linear regulators within the HV9860 - a 10V linear regulator (VDD) which is used for the two FET drivers and a 5V linear regulator (REF) which supplies power to the rest of the control logic. The IC also has a built-in under-voltage lockout which shuts off the IC if the voltage at either VDD or the REF pins fall below the corresponding UVLO threshold.

Both VDD and REF pins must by bypassed by a low ESR capacitor (≥0.1µF) for proper operation.

The input current drawn from the external power supply (or VCC pin) is a sum of the 1.0mA(max) current drawn by the all the internal circuitry and the current drawn by the gate drivers (which in turn depends on the switching frequency, PWM dimming frequency and the gate charge of the external FETs).

$$I_{IN} = 1.0 mA + Q_{G1} \bullet f_S + Q_{G2} \bullet f_{PWMD}$$

In the above equation,  $f_S$  is the switching frequency of the converter,  $f_{PWMD}$  is the frequency of the applied PWM dimming signal,  $Q_{G1}$  is the gate charge of the external boost FET and  $Q_{G2}$  is the gate charge of the disconnect FET (both of which can be obtained from the FET datasheets).

The REF pin can also be used as a reference voltage to set the LED current using a resistor divider to the FBP pin. The REF pin can also be used to as the voltage for the pull-up resistor at the FLAG pin as long as the total external current draw from the REF pin does not exceed 0.5mA.

#### **Current Sense (CS)**

The current sense input is used to sense the source current of the switching FET. The CS input of the HV9860 includes a built in 100ns (minimum) blanking time to prevent spurious turn off due to the initial current spike when the FET turns on.

The IC includes an internal resistor divider network, which steps down the voltage at the COMP pins by a factor of 12 (11R:1R). This voltage is used as the reference for the current sense comparator. Since the maximum voltage of the COMP pin is REF -1.0V, this voltage determines the maximum reference current for the current sense comparator and thus the maximum inductor current.

The current sense resistor  $R_{\rm CS}$  should be chosen so that the input inductor current is limited to below the saturation current level of the input inductor. For discontinuous conduction mode of operation, no slope compensation is necessary. In this case, the current sense resistor is chosen as:

$$R_{CS} = \frac{V_{DD} - 1.0V}{12 \cdot I_{SAT}}$$

where  $I_{SAT}$  is the saturation current of the inductor.

Note: COMP voltage lower than 1.0V will produce no gate pulses at GT pin.

#### **PWMO Output**

The PWMO pin is used to drive a disconnect FET while driving boost and flyback converters. This FET disconnects the output filter capacitors from the LED load during PWM dimming and enables a high PWM dimming ratio.

# Control of the LED Current (FBP, FBN and COMP)

The LED current in the HV9860 is controlled in a closed-loop manner. The voltage reference at FBP which sets the LED current is set by using a resistor divider from the REF pin (or can be set externally with a low voltage source). This reference voltage is compared to the voltage at the FBN pin, which senses the LED current by using a current sense resistor. The HV9960 includes a 1.0MHz transconductance amplifier with tri-state output, which is used to close the feedback loops and provide accurate current control. The compensation network is connected at the COMP pin.

The output of the op-amp is buffered and connected to the current sense comparator using an 11R:1R resistor divider.

The output of the op-amp is also controlled by the signal applied to the PWMI pin. When PWMI is high, the output of the op-amp is connected to the COMP pin. When PWMI is low, the output is left open. This enables the integrating capacitor to hold the charge when the PWMI signal has turned off the gate drive. When the IC is enabled, the voltage on the integrating capacitor will force the converter into steady state almost instantaneously.

#### **Linear Dimming**

Linear dimming can be accomplished in the HV9860 by varying the voltage at the FBP pin. Note that since the HV9860 is a peak current mode controller, it has a minimum on-time for the GATE output. This minimum on-time will prevent the converter from turning off completely even when the IREF pin is pulled to GND. Thus, linear dimming cannot accomplish true zero LED current. To get zero LED current, PWM dimming has to be used.

Due to the offset voltage of the short circuit comparator as well as the non-linearity of the X2 gain stage, pulling the FBP pin very close to GND might cause the internal short circuit comparator to trigger and shut down the IC. To overcome this, the output of the gain stage is limited to 140mV (minimum), allowing the IREF pin to be pulled all the way to 0V without triggering the short circuit comparator.

#### **PWM Dimming (PWMI)**

PWM dimming in the HV9860 can be accomplished using a TTL compatible square wave source at the PWMD pin.

The clock of the HV9860 is synchronized to the rising edge of the PWMI. This removes any flicker that can occur at low PWM pulse widths which might occur due to the PWM pulse and clock being asynchronous.

#### **Fault Conditions**

The HV9860 is a robust controller which can protect the LEDs and the LED driver in case of fault conditions. The HV9860 protects the system from three different fault conditions.

- Open circuit fault
- Short circuit fault (short across the LED string)
- · Open Loop fault (LED string to ground fault)

#### Open Circuit Fault

The HV9860 provides hysteretic over-voltage protection to protect the system from dangerous over-voltages in case of an open LED condition.

When the load is disconnected in a boost or flyback converter, the output voltage rises as the output capacitor starts charging. When the output voltage reaches the OVP rising threshold, the HV9860 detects an over voltage condition and turns off the converter (GATE and PWMO outputs are disabled and COMP is pulled to ground). The converter is turned back on only when the output voltage falls below the falling OVP threshold (which is 8% lower than the rising threshold). This time is mostly dictated by the R-C time constant of the output capacitor  $\rm C_0$  and the resistor network used to sense over voltage ( $\rm R_{O1} + \rm R_{O2}$ ). In case of a persistent open circuit condition, this cycle keeps repeating maintaining the output voltage within an 8% band. Note that the

hiccup time between restart attempts in dependent entirely on the R-C time constant and the OVP resistor divider must be chosen accordingly.

In most designs, the lower threshold voltage of the over voltage protection ( $V_{\text{OVP}}$  –8%) at which point the HV9860 attempts to restart will be more than the steady state LED string voltage. Thus, when the LED load is reconnected to the output of the converter, the voltage differential between the actual output voltage and the LED string voltage will cause a spike in the output current. This causes a short circuit to be detected and the HV9860 will trigger short circuit protection. This behavior continues till the output voltage becomes lower than the LED string voltage at which point, no fault will be detected and normal operation of the circuit will commence.

#### **Short Circuit Fault**

When a short circuit condition is detected (output current becomes higher than twice the steady state current), the GATE and PWMO outputs are pulled low, and COMP is pulled to ground. As soon as the disconnect FET is turned off, the output current goes to zero and the short circuit condition disappears. At this time, the internal 8-bit hiccup timer starts counting. Once the counter reaches 256, the converter attempts to restart. If the fault condition still persists, the converter shuts down and goes through the cycle again. If the fault condition is cleared (due to a momentary output short) the converter will start regulating the output current normally. This allows the LED driver to recover from accidental shorts without having to reset the IC.

Note that the power rating of the LED sense resistor has to be chosen properly if it has to survive a persistent fault condition. The power rating can be determined using:

$$P_{RS} = \frac{I_{SAT}^2 \cdot R_S \cdot (T_{FAULT} + T_{OFF})}{t_{HICCUP}}$$

where I<sub>SAT</sub> is the saturation current of the disconnect FET. In case of the HV9860, (T<sub>FAULT</sub> = T<sub>OFF</sub>) is 350ns(max). The worst case hiccup time is  $256*T_{S(MIN)} = 2.23ms$ .

During PWM dimming, the parasitic capacitance of the LED string might cause a spike in the output current when the disconnect FET is turned on. If this spike is detected by the short circuit comparator, it will cause the IC to detect an over current condition falsely and shut down.

In the HV9860, to prevent these false triggerings, there is a built-in 500ns(min) blanking network for the short circuit comparator. This blanking network is activated when the PWMD input goes high. Thus, the short circuit comparator will not see the spike in the LED current during the PWM dimming

turn-on transition. Once the blanking timer is completed, the short circuit comparator will start monitoring the output current. Thus, the total delay time for detecting a short circuit will depend on the condition of the PWMD input.

If the output short circuit exists before the PWM dimming signal goes high, the total detection time will be:

$$t_{DETECT1} = t_{BLANK} + t_{DELAY} \approx 1150 \text{ns}(\text{max})$$

If the short circuit occurs when the PWM dimming signal is already high, the time to detect will be:

$$t_{DETECT1} = t_{DELAY} \approx 250 ns(max)$$

#### **Open Loop Fault**

Open Loop Fault occurs when the any part of the LED string is shorted to ground, bypassing the LED current sense resistor. In this case, there is no direct feedback of the output current since the current sense resistor is bypassed.

Consider a case of three LED light bars connected in series and driven from an LED driver. Assume that the input to the boost converter is 120V, and that each LED light bar has a forward drop of about 80V (25 LEDs with 3.2V/per LED). If one of connections between the LED light bars is shorted to ground (see Fig.1), then excessive current might flow through the LEDs.




Fig.1 : Short Cathode Fault

This situation needs to be detected and prevented. Note that turning off the boost converter might not be sufficient in all cases. For example, if C1 was shorted in ground in Fig.1, the LED string voltage (one string: 80V) is lower than the input voltage (120V), and turning the boost converter off will not prevent the short circuit current. Hence, in addition to turning off the boost converter, the solution is to signal the input 120V power supply to turn off. This is achieved by means of the FLAG output (see typical application circuit).

In the HV9860, a short cathode condition is detected by sensing the voltages at FBN and COMP pins when PWMI = HI.

If the short circuit to ground occurs at nodes A1 or C1, then the over-current condition will be detected by the converter's power supply, since its output is effectively shorted to ground. Short cathode detection is needed only when the fault occurs at either C2 or C3 nodes.

When a short to ground occurs at C2 or C3, then the LED current is diverted away from the current sense resistor  $R_{\rm CS}$  and flows directly to ground. Since the current through  $R_{\rm CS}$  = 0, the FBN voltage becomes zero. This causes the output of the transconductance amplifier to rail to its maximum output. The combination of FBN < 0.1V and COMP > 4.7V is used to detect the short cathode fault.

When the short cathode fault is detected, an internal 12-bit counter is started. When the counter reaches 4096, the IC is turned off and FLAG is pulled low. The counter is reset if the fault disappears during this time.

#### **Short Cathode Detection**

There are two cases to consider when for short cathode protection. (Note that only a short circuit to ground at C2 or C3 is considered).

<u>Case 1: Short cathode condition exists prior to the boost converter being powered on.</u>

In this case, since the input voltage is lower than the LED string voltage, when the boost power is applied, no current flows through the LEDs and nothing happens. When the IC is turned on by applying a PWMD signal, then the IC tries to regulate the LED current. Since the LED current sense resistor is bypassed, FBN pin will be ground and COMP will rail to REF. After the internal timer completes counting to 40ms, the IC will shut down and pull down the FLAG pin to indicate a fault condition to the boost converter.

<u>Case 2: Short cathode condition occurs during normal operation.</u>

In this case, when the short occurs, FBN will drop to zero and COMP will ramp up to REF. At this point, the internal timer starts and after 40ms, the IC shuts down and the FLAG pin is pulled low.

#### **Reset of the Fault Condition**


The LINE input is used to reset the IC in the case of an open loop fault condition. The IC is reset when the voltage at the LINE pin falls below 1.9V(typ). A resistor divider from the boost (or flyback) converter's input voltage can be used to program the reset of the fault condition.

# **Pin Description**

Pin#	Pin Name	Description
1	VDD	This pin is the output of the high voltage linear regulator and the power supply to GATE and PWMO.
2	VCC	This is the input power supply pin.
3	GATE	This is the gate driver output for the switching FET.
4	CS	This pin is used to sense the source current of the external power FET.
5	LINE	This pin programs the input voltage reset threshold for the short-cathode LED protection.
6	NC	No Connect pin. This pin should be left floating.
7	FLAG	This is an open-drain, active-low output which indicates a short cathode fault.
8	PWMI	A TTL compatible square wave signal can be applied to this pin to achieve PWM dimming of the LED string.
9	PWMO	This pin drives the external FET disconnecting the LED string from the output ot the LED driver.
10	COMP	LED current error amplifier output. A compensation network is required at this pin for loop stability.
11	FBN	LED current feedback input.
12	FBP	The voltage at this pin sets the output current level. The current reference can be set using a resistor divider from the REF pin.
13	REF	This pin provides the power supply for the analog circuitry within the IC as well as providing a reference which can be used to set the LED current.
14	OVP	This pin is used to detect an output over voltage condition
15	GND	Ground return for all the low power analog internal circuitry as well as the gate drivers. This pin must be connected to the return path from the input.
16	DUTY	This pin programs the maximum duty cycle. Connecting the pin to GND sets the maximum duty cycle at 90%. Connecting it to REF sets the maximum duty cycle at 75%.

# 16-Lead SOIC (Narrow Body) Package Outline (NG)

9.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



#### Note:

1. This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	<b>A</b> 1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	9.80*	5.80*	3.80*	1.27 BSC -		0.40			<b>0</b> O	5 <sup>0</sup>
	NOM	-	-	-	-	9.90	6.00	3.90		-	1.04   0.25 REF   BSC	-	-		
	MAX	1.75	0.25	1.65*	0.51	10.00*	6.20*	4.00*		0.50	1.27		200	<b>8</b> 0	15 <sup>0</sup>

JEDEC Registration MS-012, Variation AC, Issue E, Sept. 2005.

Drawings are not to scale.

Supertex Doc. #: DSPD-16SONG, Version G041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.