




Cirrus Logic Dimmable chips introduction

PRESENTED BY

Solo Liu

April 5, 2012

LEARN MORE AT
www.cirrus.com



Agenda

Part 1: cirrus dimmable solution advantage

- 1.1 Schematics introduction
- 1.2 Cirrus dimmable solution advantage
- 1.4 power supply
 - 1.4.1 Fast start-up
 - 1.4.2 Source switch can match the Smart Dimmers
 - 1.4.3 Acceptable hysteresis start in DIMMER Minimum angle.
- 1.5 No dimmer mode
- 1.6 Perfect protection

Part 2 Application Principle and calculation

- 2.1 Active Clamp Circuit
- 2.2 Boost stage
 - 2.2.1 Maximum Peak Current
 - 2.2.2 IAC and I_{bstout} sense resistor
 - 2.2.3 BOOST inductance calculation



Agenda

- 2.3 Flyback stage
- 2.3.1 constant current calculation
- 2.3.2 Fbgain resistor
- 2.3.3 Flyback transformer calculation
- **Part 3: Application Notes**
- 3.1 Cirrus dimmable solution list
- 3.2 Isolation or no-isolation topology.
- 3.3 EMI design
- 3.4 PCB Layout
- **Part 4: DEMO List**



Part 1:

Cirrus Dimmable Solution Advantage

Cirrus Logic Confidential



1.1 Cirrus dimmable solution advantage

**A: Best-in-Class Dimmer Compatibility (up to 98%)
(including single lamp and multi-lamp)**


B: the range of 2%~100% output current

C: Similar to the linear current output


D: Fast start-up, the typical $T_{delay} < 150\text{ms}$



1.4 power supply



1.4.1 Fast start-up
source switch circuit make the
solution start-up is very fast




start-up waveform at the 207Vac
Channel 1: AC input voltage
Channel 2: DC output voltage

We can see the Tdelay=50mS

1.4.2 compatibility the smart dimmers


Smart Dimmers are dimmers that contain an internal microprocessor and create a power supply.

- 1, power supply is charged through the lamp
- 2, Typically charge during the cut phase of waveform



1.5 No dimmer mode.

1.5.1, Due to use the Boost+Flyback two stage topology, No Low frequency ripple.




Channel 1: AC input voltage
Channel 4: DC output current

Did not find the low frequency current ripple.

1.5.2, No dimmer mode algorithm

No dimmer algorithm

The PFC operation phase from 45 to 135degrees. It can be improve the efficiency.



1.6 Perfect protection

1.6.1 OVP

1.6.2 OCP

(any component to open or short)

1.6.3 OTP




Figure 14. eOTP Functional Diagram




Figure 15. eOTP Temperature vs. Impedance


Part 2

Application Principle and calculation

Cirrus Logic Confidential



2.1 Boost stage (circuit)



Note:

1, Ri_{ac} is detected phase value and the input voltage value.

2, Ri_{fb} is feedback Link voltage.

3, ZCD is Zero-crossing detection.

4, Ri_{pk} is set the value of the Boost PK current.

5, frequency dither

2.2 Boost stage

2.2.1 Maximum Peak Current

The maximum boost inductor peak current is set using an external resistor

R_{ipk} on pin IPK,

We can use the following equation to calculate the value of the R_{ipk} .

Here are the calculation steps

Step 1, Calculate I_{pk}

$$P_{in, \max} = \frac{\delta(I_{pk} \times V_{rms, typical})}{2}$$

Note:

δ = correction term=0.55

$V_{rms, typical}$ =nominal operating input RMS voltage

$$I_{pk} = I_{pk}(code) \times 4.1mA$$

Step 2, Calculate R_{ipk}

$$R_{ipk} = \frac{4 * 10^6}{I_{pk}(code)}$$

2.2 Boost stage

2.2.2 IAC and Ibstout sense resistor

The ADC is used to measure the magnitude of the Ibstout current through resistor Rbst. The magnitude of the Ibstout current is then compared to an internal reference current(Iref) of 133uA.




Figure 9. BSTOUT Input Pin Model

$$R_{bst} = \frac{V_{bst}}{I_{ref}} = \frac{400V}{133\mu A} = 3M$$

Note:

Vbst = Nominal boost output voltage

Vbst=200V(Vin=120Vac)

Vbst=400V(Vin=230Vac)

Iref= Internal reference current


The IAC is used by the boost control algorithm,
So the Ri_{ac}=R_{bst}

$$R_{iac} = R_{bst}$$

2.2 Boost stage

2.2.3 Boost inductance calculation

According to CIRRUS calculation form, Here are the calculation steps.



1, fill the input power, V_{rms} and output V_{link} voltage

2, adjust the inductance make sure the switching frequency in the range of the 55-180KHz.

3, use the equation $N_p = L * \Delta I / (\Delta B * A_e) * 10^8$ to get the N_p .
where: $(\Delta I = 0.45 \sim 0.6A)$

4, According to the turns ratio equation we can get the value of N_s :

$$n = N_p / N_s$$

where: $n = 18$ (230Vac input system)

$n = 9$ (120Vac input system)

2.2.4 Active Clamp Circuit

1, Why use the clamp circuit?

A minimum power needs to be delivered from the dimmer and boost stage to the load. This power is nominally around 2W for 230V and 120V TRIAC dimmers. But at low dim angles (≤ 90), this excess power cannot be converted into light by the second output stage due to the dim mapping at light loads.




Figure 11. CLAMP Pin Model

2, What trigger the CLAMP circuit work?

- A, 227V for 120Vac input system
- B, 424V for 230Vac input system


3, What the value of Clamp resistor?

- A, 1K resistor for 120Vac input system
- B, 4K resistor for 230Vac input system

Note:

The clamp circuit cannot be continuously 'ON' for more than 13.8mS

2.3 Flyback stage



Cirrus algorithm

1, QRC mode + frequency dither

2, Variable switching frequency, on-time and duty cycle.


3, New mapping algorithm to achieve 2% ~ 100% output current with dimmer mode.

Figure 12. Flyback Model

2.4 Flyback stage

2.4.1 about the Rsense calculate steps :

- 1, calculation Isec_pk current.
- 2, calculation Ipri_pk=Isec_pk/Nps,get the Ipri_pk.
- 3, calculation Rsense=Vi_pk/Ipri_pk,



$$I_o = \frac{I_{sec_pk}}{2} \frac{T_{rst}}{T_s}$$

Output current

$$I_{sec_pk} = I_{pri_pk} N_{ps}$$

Secondary current

$$I_{pri_pk} = \frac{2I_o T_s}{N_{ps} T_{rst}}$$

Primary peak current

$$R_{sense} = \frac{V_{i_pk}}{I_{pri_pk}}$$

Note:

Isec_pk is secondary PK current

Ipri_pk is primary PK current

CS1610/11 Vi_pk=1.4Vdc

2.4 Flyback stage

2.4.2 Fbgain

The Fbgain input is set using an external resistor, FBgain Resistor must be selected to ensure that the switching period T_{total} is greater than the resonant switching period $T_{critical}$ at maximum output power.

$$T_{total} > T_{on} + T_{rst}$$

FBgain resistor is calculated using the Equation

$$R_{fbgain} = \frac{4000000}{(FBgain \times 128) - 64}$$

Where:

FBgain = T_{total} / T_{rst} (1 ~ 2.5)

T_{rst} is demagnetization time

The value of FBgain also has bearing on the linearity of the dimming factor versus the LED current curve.



2.4 Flyback stage

2.4.3 Flyback transformer calculation

According to CIRRUS calculation form, Here are the calculation steps.

Step 1
Fill in the input/output data

1, fill the input Min link voltage ,output Vo/Io and turns Ratio and fsw switching frequency

Step 2
Calculation Np

2, use the equation $N_p = L \cdot \Delta I / (\Delta B \cdot A_e) \cdot 10^8$ to get the Np.

Step 3
Calculate Ns

3, According to the turns ratio equation we can get the value of Ns, Nb

$$A), N_p/N_s = n \quad B), N_s/N_b = (V_o + V_d)/V_{aux}$$

Step 4
Others value of Rsense and R_Fbgain

4, we can get the other value of Rsense and R_Fbgain

Part 3:

Application Notes


Cirrus Logic Confidential




3.1 Cirrus dimmable chips Part Numbers

- **CS1610 - 120V 2 stage Boost+ Flyback**
- **CS1611 - 230V 2 stage Boost+ Flyback**
- **CS1612 - 120V 2 stage Boost+ Buck**
- **CS1613 - 230V 2 stage Boost+ Buck**


3.2 isolation and no-isolation topology



Isolation Flyback topology(CS1610/11 can do)




No-Isolation Flyback topology(CS1610/11 can do)
Suitable for Low output voltage



No-Isolation Buck topology(CS1612/13 can do)
Suitable for high output voltage

3.3 EMI design


EMI circuit can effect the dimmer compatibility. So we are have some requirements for EMI circuit.



230Vac system EMI circuit

C1 1nF~4.7nF

C2 33nF~68nF



120Vac system EMI circuit


C1 4.7nF~10nF

C2 10nF~68nF

C3 68nF~150nF

3.4.1 PCB Layout

1, the High dV / dt lines do not go through the back of the IC.



Part 4:

Gibson dimmable DEMO List

Cirrus Logic Confidential



- **4.1 GIBSON DIMMABLE BOARD List (Local)**

A, 230Vac input Isolation Board

1, 5-10W output board for A60 bulbs lamp

2, 12-20W output board for PAR30/38 lamp

B, 120Vac input Isolation Board

5-10W output board for A60 bulbs lamp

C, Non-isolation Board


1, 5-9W output board for A60 OR BR30 lamp

2, 9-15W output board for A60 PR30/38 bulbs lamp



A, 230Vac input Isolation Board

1, output power level:5-10W board for A60 bulbs lamp



A, Case 01 (10W board parameter)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 10-15.5Vdc/0.5A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 79%

5, Protect: OVP,OCP,OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

B, Case 02 (12W board parameter)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 14-18Vdc/0.48A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 79%

5, Protect: OVP,OCP,OTP and any component to open or short protect.


6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

Into a diameter of 29mm cylinders.

A, 230Vac input Isolation Board

2, output power level:12-20W board for PAR/30/38 lamp



A, Case 01 (output 12X1W board)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 30-40Vdc/0.34A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 85%

5, Protect: OVP,OCP,OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

B, Case 02 (output 15X1W board)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 40-48Vdc/0.34A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 85%



5, Protect: OVP,OCP,OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

B, 120Vac input Isolation Board

1, 5-10W output board for A60 bulbs lamp



A, 10W board parameter

1, input voltage: 120Vac \pm 10% 47Hz~63Hz

2, output voltage: 10-15.5Vdc/0.5A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 80%



5, Protect: OVP,OCP,OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

C, 230Vac input Non-Isolation Board

1, output power level: 5-9W board for A60 or BR30 bulbs lamp



A, Case 01 (9W board parameter)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 14-18Vdc/0.4A

3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 79%


5, Protect: OVP,OCP, OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers

C, 230Vac input Non-Isolation Board

2, output power level:9-15W board for A60/BR30 bulbs lamp



A, Case 01 (12W board parameter)

1, input voltage: 230Vac \pm 10% 47Hz~63Hz

2, output voltage: 28-33Vdc/0.33A


3, PF $>$ 0.9 THD $<$ 30% @230Vac input

4, Eff $>$ 86%

5, Protect: OVP,OCP,OTP and any component to open or short protect.

6, meet the EN55015 and IEC61000-3-2.

7, Flicker-free operation from 2% to 100% output current with leading-edge, trailing-edge, and digital dimmers



Cirrus Logic Confidential



THANK YOU!!!
IF YOU HAVE ANY QUESTION NEED TO HELP,
PLEASE CONNECT US

Cirrus Logic Confidential

