

### Features

- High-Voltage(500V) start up Circuit
- Current Mode Control
- Programmable Switching Frequency
- Internal Slope Compensation
- Under Voltage Lockout(UVLO)
- Over Voltage Protection (OVP)
- Over Load Protection(OLP)
- Leading \_Edge Blanking

### Applications

- AC/DC Adapter
- Open Frame Switching Power Supply
- LCD Monitor/TV Power

### General Description

The PR8275 is a current-mode PWM controller with excellent power-saving operation. It provides a high voltage current source to directly supply the startup current from bulk capacitor and further to provide a lossless startup circuit. The integrated functions such as the leading-edge blanking of the current sensing, internal slope compensation, and the small package provide the users a high efficiency, minimum

external component counts, and low cost solution for AC/DC power applications. Furthermore, the embedded over voltage protection, over load protection and the special green-mode control provide the solution for users to design a high performance power circuit easily. The PR8275 is offered in both SOP-8 and DIP-8 package

### Typical Application




Fig.1

Pin Descriptions

PIN	NAME	FUNCTION
1	RT	This pin is to program the switching frequency. By connecting a resistor to ground to set the switching frequency.
2	COMP	Voltage feedback pin (same as the COMP pin in UC384X), By connecting a photo-coupler to close the control loop and achieve the regulation.
3	CS	Current sense pin, connect to sense the MOSFET current
4	GND	Ground
5	OUT	Gate drive output to drive the external MOSFET
6	VCC	Supply voltage pin
7	NC	Unconnected Pin
8	HV	Connect this pin to positive terminal of bulk capacitor to provide the startup current for the controller. When Vcc voltage trips the UVLO(on), this HV loop will be off to save the power loss on the startup circuit.




Fig.2

### Absolute Maximum Ratings

Supply Voltage VCC -----	30V
High-Voltage Pin, HV -----	-0.3V~500V
COMP, RT, CS -----	-0.3 ~7V
Junction Temperature -----	150°C
Operating Ambient Temperature -----	-40°C to 85°C
Storage Temperature Range-----	-65°C to 150°C
Package Thermal Resistance (SOP-8) -----	160°C/W
Package Thermal Resistance (DIP-8) -----	100°C/W
Power Dissipation (SOP-8, at Ambient Temperature = 85°C)-----	400mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C) -----	650mW
Lead temperature (Soldering, 10sec) -----	260°C
Gate Output Current -----	500mA

#### Caution:

Stresses beyond the ratings specified in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Recommended Operating Conditions

Item	Min.	Max.	Unit
Supply Voltage Vcc	11	25	V
Vcc Capacitor	10	47	μ F
Switching Frequency	50	130	KHz

**Electrical Characteristics**(T<sub>A</sub> = +25°C unless otherwise stated, V<sub>CC</sub> = 15.0V)

PARAMETER	PARAMETER CONDITIONS	MIN	TYP	MAX	UNITS
<b>High-Voltage Supply (HV Pin)</b>					
High-Voltage Current Source	V <sub>CC</sub> < UVLO(on), HV=500V	0.5	1.0	1.5	mA
Off-State Leakage Current	V <sub>CC</sub> > UVLO(off), HV=500V			35	μA
<b>Supply Voltage (V<sub>CC</sub> Pin)</b>					
Startup Current				100	μA
Operating Current (with 1nF load on OUT pin)	V <sub>COMP</sub> =0V		2.0	3.0	mA
	V <sub>COMP</sub> =3V		2.5	4.0	mA
	Protection tripped (OLP, OVP)		0.5		mA
UVLO (off)		9.0	10.0	11.0	V
UVLO (on)		15.0	16.0	17.0	V
OVP Level		25.0	27.5	30.0	V
<b>Voltage Feedback (Comp Pin)</b>					
Short Circuit Current	V <sub>COMP</sub> =0V		1.5	2.2	mA
Open Loop Voltage	COMP pin open		6.0		V
Green Mode Threshold V <sub>COMP</sub>			2.35		V
<b>Current Sensing (CS Pin)</b>					
Maximum Input Voltage		0.80	0.85	0.90	V
Leading Edge Blanking Time			350		nS
Input impedance		1			MΩ
Delay to Output			100		nS
<b>Oscillator (RT pin)</b>					
Frequency	RT=100KΩ	60.0	65.0	70.0	KHz
Green Mode Frequency	F <sub>s</sub> =65.0KHz		20		KHz
Temp. Stability	(-40°C ~105°C)			3	%
Voltage Stability	(V <sub>CC</sub> = 11V-25V)			1	%
<b>Gate Drive Output (OUT Pin)</b>					
Output Low Level	V <sub>CC</sub> = 15V, I <sub>o</sub> =20mA			1	V
Output High Level	V <sub>CC</sub> = 15V, I <sub>o</sub> =20mA	9			V
Rising Time	Load Capacitance=1000pF		50	160	nS
Falling Time	Load Capacitance=1000pF		30	60	nS
<b>OLP (Over Load Protection)</b>					
OLP Trip Level			5.0		V
OLP Delay Time (note)	F <sub>s</sub> =65KHz		30		mS

Note: The OLP delay time is proportional to the period of switching cycle. So that, the lower RT value will set the higher switching frequency and the shorter OLP delay time.

## Application Information

### Operation Overview

As long as the green power requirement becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new

requirements. Furthermore, the cost and size limitation force the PWM controllers need to be powerful to integrate more functions to reduce the external part counts.

### Internal High Voltage start up and UVLO




Fig.3

Traditional circuit powers up the PWM controller through a startup resistor to provide the startup current. However, the startup resistor consumes significant power which is more and more critical whenever the power saving requirement is coming tight. Theoretically, this startup resistor can be very high resistance value. However, higher resistor value will cause longer startup time. To achieve an optimized topology, as shown in figure 3, PR8275 implements a high-voltage startup circuit for such requirement. During the startup, a high-voltage current source sinks current from the bulk capacitor to provide the startup current as well as charge the Vcc capacitor C1. During the startup transient, the Vcc is lower than the UVLO threshold thus the current source is on to supply a

current with 1mA. Meanwhile, the Vcc supply current is as low as 100 $\mu$ A thus most of the HV current is utilized to charge the Vcc capacitor. By using such configuration, the turn-on delay time will be almost same no matter under low-line or high-line conditions. Whenever the Vcc voltage is higher than UVLO(on) to power on the PR8275 and further to deliver the gate drive signal, the high-voltage current source is off and the supply current is provided from the auxiliary winding of the transformer. Therefore, the power losses on the startup circuit can be eliminated and the power saving can be easily achieved.




Fig.4

An UVLO comparator is included to detect the voltage on the Vcc pin to ensure the

supply voltage enough to power on the PR8275 PWM controller and in addition to drive the power MOSFET. As shown in Fig. 4, a hysteresis is provided to prevent the

shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16V and 10.0V, respectively.

### Current Sensing, Leading-edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. The PR8275 detects the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set as 0.85V. Thus the MOSFET peak current can be calculated as:

$$I_{peak}(\text{max.}) = \frac{0.85}{R_s}$$

A 350nS leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger caused by the current spike. In the low power application, if the total pulse width of the turn-on spikes is less than 350nS and the negative spike on the CS pin is not exceed -0.3V, the R-C filter (as shown in figure 5) can be eliminated. However, the total pulse width of the turn-on spike is related to the output power, circuit design and PCB layout. It is strongly recommended to add the small R-C filter (as shown in figure 6) for higher power application to avoid the CS pin damaged by the negative turn-on spike.

### Output Stage and Maximum Duty-Cycle

An output stage of a CMOS buffer, with typical 500mA driving capability, is incorporated to drive a power MOSFET

### Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 in the secondary side through the photo-coupler to the COMP




Fig.5




Fig.6

directly. And the maximum duty-cycle of PR8275 is limited to 75% to avoid the transformer saturation.

pin of PR8275. The input stage of PR8275 with 2 diodes voltage offset then feeding into the voltage divider with 1/3 ratio, that

is,

$$V_+ = \frac{1}{3}(V_{comp} - 2V_f)$$

A pull-high resistor is embedded internally

### Oscillator and Switching Frequency

Connecting a resistor from RT pin to GND according to the equation can program the normal switching frequency:

$$f_{sw} = \frac{65}{R_T(K\Omega)} \cdot 100(KHz)$$

### Internal Slope Compensation

A fundamental issue of current mode control is the stability problem when its duty-cycle is operated more than 50%. To stabilize the control loop, the slope compensation is needed in the traditional UC384X design by injecting the ramp

### On/Off Control

The PR8275 can be controlled to turn off by pulling COMP pin to lower than 1.2V. The gate output pin of PR8275 will be

### Dual-Oscillator Green-Mode Operation

There are many difference topologies has been implemented in different chips for the green-mode or power saving requirements such as “burst-mode control”, “skipping-cycle Mode”, “variable off-time control “...etc. The basic operation theory

### Over Load Protection (OLP)

To protect the circuit from the damage during over load condition or short condition, a smart OLP function is implemented in the PR8275. Figure 7 shows the waveforms of the OLP operation. Under such fault condition, the feedback system will force the voltage loop toward the saturation and thus pull the voltage on COMP pin ( $V_{COMP}$ ) to high. Whenever the  $V_{COMP}$  trips the OLP threshold 5.0V and keeps longer than

thus can be eliminated on the external circuit.

The suggested operating frequency range of PR8275 is within 50KHz to 130KHz.

signal from the RT/CT pin through a coupling capacitor. In PR8275, the internal slope compensation circuit has been implemented to simplify the external circuit design.

disabled immediately under such condition. The off mode can be released when the pull-low signal is removed.

of all these approaches intended to reduce the switching cycles under light-load or no-load condition either by skipping some switching pulses or reduce the switching frequency.

30mS (when switching frequency is 65KHz), the protection is activated and then turns off the gate output to stop the switching of power circuit. The 30mS delay time is to prevent the false trigger from the power-on and turn-off transient. A divide-2 counter is implemented to reduce the average power under OLP behavior. Whenever OLP is activated, the output is latched off and the divide-2 counter starts to count the number of UVLO(off). The




Fig.7

latch is released if the 2nd UVLO(off) point is counted then the output is recovery to switching again. By using such protection mechanism, the average input power can be reduced to very low level so that the component temperature and stress can be controlled within the safe operating area.

**OVP (Over Voltage Protection) on Vcc**

The Vgs ratings of the nowadays power MOSFETs are most with maximum 30V. To prevent the Vgs from the fault condition, PR8275 is implemented an OVP function on Vcc. Whenever the Vcc voltage is higher than the OVP threshold voltage, the output gate drive circuit will be shutdown simultaneous thus to stop the switching of the power MOSFET until the next UVLO(on).

The Vcc OVP function in PR8275 is an auto-recovery type protection. If the OVP condition, usually caused by the feedback loop opened, is not released, the Vcc will tripped the OVP level again and re-shutdown the output. The Vcc is

working as a hiccup mode. Figure 8 shows its operation. On the other hand, if the OVP condition is removed, the Vcc level will get back to normal level and the output is automatically returned to the normal operation.




Fig.8

**Fault Protection**

A lot of protection features have been implemented in the PR8275 to prevent the power supply or adapter from being damaged caused by single fault condition on the open or short condition on the pin of PR8275. Under the conditions listed below,

the gate output will be off immediately to protect the power circuit ---

1. RT pin short to ground
2. RT pin floating
3. CS pin floating

**Pull-Low Resistor on the Gate Pin of MOSFET**

In PR8275, an anti-floating resistor is

implemented on the OUT pin to prevent



the output from any uncertain state which may causes the MOSFET working abnormally or false triggered-on. However, such design won't cover the condition of disconnection of gate resistor  $R_g$  thus it is still strongly recommended to have a resistor connected on the MOSFET gate terminal (as shown in figure 9) to provide extra protection for fault condition.

This external pull-low resistor is to prevent the MOSFET from damage during power-on under the gate resistor is disconnected. In such single-fault condition, as show in figure 21, the resistor  $R_8$  can provide a discharge path to avoid the MOSFET from being false-triggered by the current through the gate-to-drain capacitor  $C_{gd}$ . Therefore, the MOSFET is always pull-low and kept in the off-state

#### Protection Resistor on the Hi-V Path

In some other Hi-V process and design, there may cause a parasitic SCR between HV pin,  $V_{cc}$  and GND. a small negative spike on the HV pin may trigger this parasitic SCR and causes the latch up between  $V_{cc}$  and GND. And such latch up is easy to damage the chip because of the equivalent short-circuit which is induced by

whenever the gate resistor is disconnected or opened in any case.





Fig.9

such latch up behavior. So that PR8275 is with higher capability to sustain negative voltage than similar products. However, a  $10K \Omega$  resistor is recommended to implement on the Hi-V path to be played the role as a current limit resistor whenever a negative voltage is applied in any case

SOP-8L



Symbol	Millimeter			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	1.346		1.752	0.053		0.069
A1	0.101		0.254	0.004		0.010
b		0.406			0.016	
c		0.203			0.008	
D	4.648		4.978	0.183		0.196
E	3.810		3.987	0.150		0.157
e	1.016	1.270	1.524	0.040	0.050	0.060
F		0.381X45°			0.015X45°	
H	5.791		6.197	0.228		0.244
L	0.406		1.270	0.016		0.050
θ°	0°		8°	0°		8°