

Features

- Efficiency up to 96%
- Only 40 μ A(TYP.) Quiescent Current
- Output Current: Up to 1A
- Internal Synchronous Rectifier
- 1.5MHz Switching Frequency
- Soft Start
- Under-Voltage Lockout
- Short Circuit Protection
- Thermal Shutdown
- 5-pin Small SOT23-5, DFN2x2 6-Pin and QFN3x3 16-Pin Packages
- Pb-Free Package

Applications

- Cellular Phone
- Portable Electronics
- Wireless Devices
- Cordless Phone
- Computer Peripherals
- Battery Powered Widgets
- Electronic Scales
- Digital Frame


General Description

The PAM2309 is a step-down current-mode, DC-DC converter. At heavy load, the constant-frequency PWM control performs excellent stability and transient response. To ensure the longest battery life in portable applications, the PAM2309 provides a power-saving Pulse-Skipping Modulation (PSM) mode to reduce quiescent current under light load operation to save power.

The PAM2309 supports a range of input voltages from 2.5V to 5.5V, allowing the use of a single Li+/Li-polymer cell, multiple Alkaline/NiMH cell, USB, and other standard power sources. The output voltage is adjustable from 0.6V to the input voltage. All versions employ internal power switch and synchronous rectifier for to minimize external part count and realize high efficiency. During shutdown, the input is disconnected from the output and the shutdown current is less than 0.1 μ A. Other key features include under-voltage lockout to prevent deep battery discharge.


The PAM2309 is available in SOT23-5, DFN2x2 6-Pin and QFN3x3 16-Pin packages.

Typical Application




$$V_O = 0.5 \times \left(1 + \frac{R1}{R2} \right)$$

Block Diagram



Pin Configuration & Marking Information



BL: Product Code of PAM2309
V: Output Voltage
Y: Year
W: Week
X: Internal Code

Pin Description

Name	Function
VIN	Chip main power supply pin
GND	Ground
EN	Enable control input. Force this pin voltage above 1.5V, enables the chip, and below 0.3V shuts down the device.
VOUT/FB	VOUT: Output voltage feedback pin, an internal resistive divider divides the output voltage down for comparison to the internal reference voltage. FB: Feedback voltage to internal error amplifier, the threshold voltage is 0.5V.
SW	The drains of the internal main and synchronous power MOSFET.
NC	No connection

Absolute Maximum Ratings

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Input Voltage.....	-0.3V to 6.0V	Junction Temperature.....	150°C
EN, FB Pin Voltage.....	-0.3V to V_{IN}	Storage Temperature Range.....	-65°C to 150°C
SW Pin Voltage.....	-0.3V to $(V_{IN}+0.3V)$	Soldering Temperature.....	300°C, 5sec

Recommended Operating Conditions

Supply Voltage.....	2.5V to 5.5V	Junction Temperature Range.....	-40°C to 125°C
Operation Temperature Range.....	-40°C to 85°C		

Thermal Information

Parameter	Package	Symbol	Maximum	Unit
Thermal Resistance (Junction to Case)	SOT23-5 ^{Note}	θ_{JC}	130	°C/W
	DFN 2x2		20	
	QFN 3x3		12	
Thermal Resistance (Junction to Ambient)	SOT23-5	θ_{JA}	102	
	DFN 2x2		68	
	QFN 3x3		34	
Internal Power Dissipation	SOT23-5	P_D	400	mW
	DFN 2x2		980	
	QFN 3x3		1470	

Note:

The maximum output current for SOT23-5 package is limited by internal power dissipation capacity as described in Application Information hereinafter.







Electrical Characteristic

T_A=25 °C, V_{IN}=3.6V, V_O=1.8V, C_{IN}=10µF, C_O=10µF, L=4.7µH, unless otherwise noted.

PARAMETER	SYMBOL	Test Conditions		MIN	TYP	MAX	UNITS
Input Voltage Range	V _{IN}			2.5		5.5	V
Regulated Feedback Voltage	V _{FB}			0.490	0.5	0.510	V
Reference Voltage Line Regulation	ΔV _{FB}				0.3		%/V
Regulated Output Voltage Accuray	V _O	I _O = 100mA		-3		+3	%
Peak Inductor Current	I _{PK}	V _{IN} =3V, V _{FB} = 0.5V or V _O =90%			1.5		A
Output Voltage Line Regulation	LNR	V _{IN} = 2.5V to 5V, I _O =10mA			0.2	0.5	%/V
Output Voltage Load Regulation	LDR	I _O =1mA to 800mA			0.5	1.5	%
Quiescent Current	I _Q	No load			40	70	µA
Shutdown Current	I _{SD}	V _{EN} = 0V			0.1	1	µA
Oscillator Frequency	f _{OSC}	V _O = 100%		1.2	1.5	1.8	MHz
		V _{FB} = 0V or V _O = 0V			500		kHz
Drain-Source On-State Resistance	R _{DS(ON)}	I _{DS} =100mA	P MOSFET		0.3	0.45	Ω
			N MOSFET		0.35	0.5	Ω
SW Leakage Current	I _{LSW}				±0.01	1	µA
High Efficiency	η				96		%
EN Threshold High	V _{EH}			1.5			V
EN Threshold Low	V _{EL}					0.3	V
EN Leakage Current	I _{EN}				±0.01		µA
Over Temperature Protection	OTP				150		°C
OTP Hysteresis	OTH				30		°C







Typical Performance Characteristics

$T_A=25^\circ\text{C}$, $C_{IN}=10\mu\text{F}$, $C_O=10\mu\text{F}$, $L=4.7\mu\text{H}$, unless otherwise noted.









Typical Performance Characteristics

$T_A=25^\circ\text{C}$, $C_{IN}=10\mu\text{F}$, $C_O=10\mu\text{F}$, $L=4.7\mu\text{H}$, unless otherwise noted.









Typical Performance Characteristics

$T_A=25^\circ\text{C}$, $C_{IN}=10\mu\text{F}$, $C_O=10\mu\text{F}$, $L=4.7\mu\text{H}$, unless otherwise noted.






Typical Performance Characteristics

$T_A=25^\circ\text{C}$, $C_{IN}=10\mu\text{F}$, $C_O=10\mu\text{F}$, $L=4.7\mu\text{H}$, unless otherwise noted.



Typical Performance Characteristics

$T_A = 25^\circ\text{C}$, $C_{IN} = 10\mu\text{F}$, $C_O = 10\mu\text{F}$, $L = 4.7\mu\text{H}$, unless otherwise noted.



Application Information

The basic PAM2309 application circuit is shown in Page 1. External component selection is determined by the load requirement, selecting L first and then Cin and Cout.

Inductor Selection

For most applications, the value of the inductor will fall in the range of 1 μ H to 4.7 μ H. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher V_{IN} or Vout also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is $\Delta I_L = 400\text{mA}$ (40% of 1A).

$$\Delta I_L = \frac{1}{(f)(L)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (1)$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 1.4A rated inductor should be enough for most applications (1A + 400mA). For better efficiency, choose a low DC-resistance inductor.

V _O	1.2V	1.5V	1.8V	2.5V	3.3V
L	2.2 μ H	2.2 μ H	2.2 μ H	4.7 μ H	4.7 μ H

C_{IN} and C_{OUT} Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle Vout/Vin. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN} \text{ required } I_{RMS} \cong I_{OMAX} \frac{[V_{OUT}(V_{IN}-V_{OUT})]^{1/2}}{V_{IN}}$$

This formula has a maximum at V_{IN} = 2Vout, where I_{RMS} = I_{OUT}/2. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Consult the manufacturer if there is any question.

The selection of Cout is driven by the required effective series resistance (ESR).

Typically, once the ESR requirement for Cout has been met, the RMS current rating generally far exceeds the I_{RIPPLE(P-P)} requirement. The output ripple ΔV_{OUT} is determined by:

$$V_{VOUT} \cong V_{IL} \left(ESR + \frac{1}{8fC_{OUT}} \right)$$

Where f = operating frequency, C_{OUT} = output capacitance and ΔI_L = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ΔI_L increases with input voltage.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Using ceramic capacitors can achieve very low output ripple and small circuit size.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Thermal consideration

Thermal protection limits power dissipation in the PAM2309. When the junction temperature exceeds 150°C, the OTP (Over Temperature Protection) starts the thermal shutdown and turns the pass transistor off. The pass transistor resumes operation after the junction temperature drops below 120°C.

For continuous operation, the junction temperature should be maintained below 125°C. The power dissipation is defined as:

$$P_D = I_O^2 \frac{V_O R_{DSONH} + (V_{IN} - V_O) R_{DSONL}}{V_{IN}} + (t_{SW} F_S I_O + I_Q) V_{IN}$$

I_Q is the step-down converter quiescent current. The term t_{sw} is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_D = I_O^2 R_{DS(ON)} + I_Q V_{IN}$$

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surrounding airflow and temperature difference between junction and ambient. The maximum power dissipation can be calculated by the following formula:

$$P_D = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

Where $T_{J(MAX)}$ is the maximum allowable junction temperature 125°C . T_A is the ambient temperature and θ_{JA} is the thermal resistance from the junction to the ambient. Based on the standard JEDEC for a two layers thermal test board, the thermal resistance θ_{JA} of SOT23-5 package is 250°C/W , DFN2X2 102°C/W , and QFN3X3 68°C/W , respectively. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by following formula:

SOT-25 package:

$$P_D = (125^\circ\text{C} - 25^\circ\text{C}) / 250^\circ\text{C/W} = 0.4\text{W}$$

DFN2*2 package:

$$P_D = (125^\circ\text{C} - 25^\circ\text{C}) / 102^\circ\text{C/W} = 0.984\text{W}$$

QFN3*3 package:

$$P_D = (125^\circ\text{C} - 25^\circ\text{C}) / 68^\circ\text{C/W} = 1.47\text{W}$$

Setting the Output Voltage

The internal reference is 0.5V (Typical). The output voltage is calculated as below:

$$V_O = 0.5 \times \left(1 + \frac{R_1}{R_2}\right)$$

The output voltage is given by Table 1.

Table 1: Resistor selection for output voltage setting

Vo	R1	R2
1.2V	330k	240k
1.5V	360k	180k
1.8V	470k	180k
2.5V	510k	130k
3.3V	680k	120k

100% Duty Cycle Operation

As the input voltage approaches the output voltage, the converter turns the P-channel transistor continuously on. In this mode the output voltage is equal to the input voltage minus the voltage drop across the P - channel transistor:

$$V_{OUT} = V_{IN} - I_{LOAD} (R_{ds(on)} + R_L)$$

where $R_{ds(on)}$ = P-channel switch ON resistance, I_{LOAD} = Output current, R_L = Inductor DC resistance

UVLO and Soft-Start

The reference and the circuit remain reset until the VIN crosses its UVLO threshold.

The PAM2309 has an internal soft-start circuit that limits the in-rush current during start-up. This prevents possible voltage drops of the input voltage and eliminates the output voltage overshoot. The soft-start acts as a digital circuit to increase the switch current in several steps to the P-channel current limit (1500mA).

Short Circuit Protection

The switch peak current is limited cycle-by-cycle to a typical value of 1500mA. In the event of an output voltage short circuit, the device operates with a frequency of 400kHz and minimum duty cycle, therefore the average input current is typically 200mA.

Thermal Shutdown

When the die temperature exceeds 150°C , a reset occurs and the reset remains until the temperature decrease to 120°C , at which time the circuit can be restarted.

PCB Layout Check List

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the PAM2309. These items are also illustrated graphically in Figure 1. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the VIN trace should be kept short, direct and wide.
2. Does the V_{FB} pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the (+) plate of C_{OUT} and ground.
3. Does the (+) plate of CIN connect to VIN as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
4. Keep the switching node, SW, away from the sensitive VFB node.
5. Keep the (-) plates of C_{IN} and C_{OUT} as close as possible.





Figure 1 :PAM2309 Suggested Layout

Ordering Information

PAM 2309 X X X xxx X




Pin Configuration	Package Type	Number of Pins	Output Voltage
A Type 1. VIN 2. GND 3. EN 4. VOUT/FB 5. SW	A: SOT-23 J: QFN 3x3 G: DFN 2x2	B: 5 E: 16 F: 6	ADJ: Adjustable
B Type : 16 pins			
C Type: 1. NC 2. EN 3. VIN 4. SW 5. GND 6 : VOUT/FB			

Part NumBLr	Output Voltage	Marking	Package Type	Shipping Packing
PAM2309AABADJR	ADJ	BLAYW	SOT23-5	3,000Units/Tape&Reel
PAM2309BJEADJR	ADJ	P2309A	QFN3x3	3,000Units/Tape&Reel
PAM2309CGFADJR	ADJ	BLAYW	DFN2x2-6	3,000Units/Tape&Reel

Outline Dimensions


SOT23-5




REF.	Millimeter	
	Min	Max
A	1.10	MAX
A1	0	0.10
A2	0.70	1
c	0.12	REF.
D	2.70	3.10
E	2.60	3.00
E1	1.40	1.80
L	0.45	REF.
L1	0.60	REF.
θ	0°	10°
b	0.30	0.50
e	0.95	REF.
e1	1.90	REF.

Outline Dimensions


DFN 2x2



TOP VIEW



BOTTOM VIEW




SIDE VIEW

COMMON DIMENSIONS(MM)			
PKG.	W: VERY VERY THIN		
REF.	MIN.	NOM.	MAX
A	0.70	0.75	0.80
A1	0.00	-	0.05
A3	0.2 REF.		
D	1.95	2.00	2.05
E	1.95	2.00	2.05
b	0.25	0.30	0.35
L	0.25	0.35	0.45
D2	1.35	1.50	1.60
E2	0.65	0.80	0.90
e	0.65 BSC		

Outline Dimensions

3x3 mm QFN 16



DIMENSIONS (Millimeters)			
	MIN	TYP	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2			0.20
b	0.18	0.25	0.30
D	2.90	3.00	3.10
D1	1.55	1.70	1.80
E	2.90	3.00	3.10
E1	1.55	1.70	1.80
e	0.50BSC		
L	0.30	0.40	0.50
N	16		
aaa	0.08		
bbb	0.10		

NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
3. DAP IS 1.90 x 1.90mm.